

Electronic components and materials

# PHILIPS

# THE ABC ADAPTABLE

# BOARD COMPUTER SP55

AN APPLICATION MEMO



#### 2650 MICROPROCESSOR APPLICATIONS MEMO

### INTRODUCTION

System development cards are designed to simplify the user's task when doing microprocessor evaluation prototyping. To achieve this goal, the card should be designed with enough flexibility to make it adaptable to individual requirements. It should contain a certain amount of RAM for storage of programs under development. A ROM or PROM or a combination of both should be provided for permanent storage of programs such as debug software. The card should be designed for easy interfacing to current loop or RS-232 terminal devices. Buffers should be provided for address, data and control lines to facilitate expansion of memory and I/O logic. The use of one or more general-purpose ports will aid in I/O interfacing. In summary, the overall design philosophy should be to add nothing to the card that is not a basic necessity. This philosophy maximizes cost effectiveness and minimizes unused design features

This applications memo describes the various components and applications of the ABC (Adaptable Board Computer) 1500 system development card. Topics covered include:

- ABC1500 memory organization
- Memory and I/O port decoding
- I/O interface
- Bus and control line buffers
- Clocking requirements
- Minimum ABC system configuration
- Addition of 1K of RAM memory
- Step mode operation
- Synchronous and asynchronous operation
- I/O port interface design examples
- Interrupt option
- Kit considerations
- Component identification list
  ABC1500 edge connector signal list

#### THE ABC1500

The objective of the ABC1500 card is to enable the user to develop 2650-based systems in a configuration that fits his particular needs. The card is designed around the Signetics 2650 8-bit microprocessor. It contains 1K bytes of ROM with the PIPBUG\* debug program, 512 bytes of RAM, 2 general-purpose parallel I/O ports, 1 serial I/O port, and buffers for the address, data, and control lines.

Wire jumpers are included for selecting from among several available memory and I/O port configurations, terminal interface schemes, and operating modes. Additional circuitry can be added to the card in the

\*PIPBUG, a program debug module, is described in detail in Signetics MOS Microprocessor Applications Memo SS50. wire-wrap area provided. Expansion of the card is made possible by feeding all buffered address, data and control lines into a 100-pin edge connector.

An assembly drawing and a logic diagram of the ABC1500 are shown in Figures 1 and 2, respectively.

If the current-loop interface is used, only a single 5 volt supply is necessary to power the entire card. When communicating with RS-232 type terminal devices, a ±12 volt power supply is also required.

The ABC card is sold either as a completely assembled and tested card (2650PC1500) or in kit form (2650KT9500).

### ABC1500 MEMORY ORGANIZATION

To simplify memory decoding, a trade-off was made between usable memory space and the complexity of the decoder. By allocating the entire 8K of page zero to the oncard memory and limiting memory expansion to 24K (adequate for the majority of prototyping applications), considerable simplification was realized. Only 2, 16-pin ICs are required to perform both memory selection and I/O port decoding.

Three address lines (A9, A11, and A12) are not used to address the on-card memory. The result is that the on-card ROM and RAM appear to occupy the entire 8K page in an interweaving pattern as shown in Table 1. This prohibits external memory from using any of the page zero memory space, and the first allowable location for add-on memory is 2000<sub>16</sub>, or the beginning of page 1. All of pages 1, 2 and 3 are available for memory expansion.

**SP55** 

### **ROM Configuration**

The 1K bytes of ROM are implemented with one 2608 NMOS static ROM (IC7) that contains PIPBUG, a firmware aid used to enter and debug user programs. Since the ROM occupies the first 1K bytes of address space, the 2650 will enter PIPBUG when the card is reset. If the debug program is not required, the ROM can be removed from its socket and replaced with a user ROM or with two 82S115 (512 x 8) PROMs, for which board space is provided (IC5 and IC6). However, the ROM and PROMs cannot be used together since they occupy the same address space.

#### **RAM Configuration**

The 512 bytes of RAM are implemented with four 2112-2 (256 x 4) NMOS static RAMs (ICs 1, 2, 3, 4). They are located in the memory address space from  $400_{16}$  to 5FF<sub>16</sub>, but also appear to occupy other address spaces in page 0 as shown in Table I. Since the second block of memory occupies the "top" of page 0, the on-card RAM may be used to store indirect addresses or subroutines which can be accessed by the ZBRR and ZBSR instructions with negative offsets.

Since PIPBUG resides in the first 1K of memory, an interrupting device cannot use

| ADDRESS LINES |     |     |     |         |         | DECIMAL<br>ADDRESS | ORGANIZATION     | ADDRESS |
|---------------|-----|-----|-----|---------|---------|--------------------|------------------|---------|
| A14           | A13 | A12 | A11 | A10     | Å9      | 8k                 |                  | 1FFF    |
|               |     |     |     |         |         |                    | SECOND BLOCK BAM |         |
| 0             | 0   | X   | X   | 1       | X       |                    | FIRST BLOCK RAM  |         |
|               |     | ~   | 1   |         | ~       | 74                 | SECOND BLOCK RAM | 1000    |
|               |     |     |     |         |         | 1 /*               | FIRST BLOCK RAM  | IDFF    |
| 0             | 0   | X   | X   | 0       | х       |                    | PIPBUG ROM       |         |
|               |     |     |     |         |         | 6k                 |                  | 17FF    |
|               |     |     |     |         |         |                    | SECOND BLOCK RAM |         |
| 0             | 0   | X   | X   | 1       | X       |                    | FIRST BLOCK RAM  |         |
| 0             | 0   | ^   | -   |         | ~       | 54                 | SECOND BLOCK HAM | 13EE    |
|               |     |     |     |         |         |                    | FINST BLOCK NAM  | 1011    |
| 0             | 0   | X   | X   | 0       | X       |                    | PIPBUG ROM       |         |
|               |     |     |     |         |         | 4k                 |                  | OFFF    |
|               |     |     |     |         |         | Th                 | SECOND BLOCK RAM |         |
| 0             | 0   | X   | X   | 1       | X       |                    | FIRST BLOCK HAM  | -       |
|               |     | ~   | ~   |         |         | 24                 | SECOND BLOCK RAM | OBEE    |
|               |     |     |     |         |         | - OK               | FIRST BLOCK HAM  |         |
| 0             | 0   | ×   | ×   | 0       | X       |                    | PIPBUG ROM       |         |
| 0             | 0   | -   | -   |         | ~       |                    |                  | 07FF    |
|               |     |     | -   |         |         | - 2k               | SECOND BLOCK BAM | 06FF    |
|               |     |     |     |         |         |                    | FIRST BLOCK RAM  | 05FF    |
| 0             | 0   | X   | X   | 1       | X       |                    | SECOND BLOCK RAM | 0455    |
|               |     |     |     |         |         | 1k                 | FIRST BLOCK RAM  |         |
|               |     |     |     | 1000    |         |                    |                  | 0366    |
| 0             | 0   | X   | X   | 0       | X       |                    | PIPBUG ROM       |         |
|               |     |     |     |         | hunner  | 0                  |                  | 0000    |
|               |     |     |     |         |         |                    |                  |         |
|               |     |     |     | 1111112 | 1111113 |                    |                  | 3       |

NOTES: 1. \* = Don't care for ROM and RAM; \*\* = Don't care for RAM. 2. Each block of RAM = 256 bytes.

Table 1 MEMORY MAP



2650 MICROPROCESSOR APPLICATIONS MEMO

**SP55** 



signetics

4

2650 MICROPROCESSOR APPLICATIONS MEMO

**SP55** 



signetics

5

### SP55

the first 63 memory locations for indirect address or interrupt routine locations. However, since RAM exists at the top of the 8K page, the interrupting device can provide vector addresses in the negative direction from address '0'. A negative vector from address location '0' wraps around to the top of the page.

### Optional Memory Configurations

Optional operation using 82S129 PROMs or 82S229 ROMs in place of the 2112-2 RAMs is possible. This modification requires a jumper change for each 256-byte block of memory to exchange the R/W line on the RAM for the pin equivalent chip enable line on the PROM/ROM. The first block of memory ( $400_{16} - 4FF_{16}$ ) requires that jumper  $W_{12}$ - $W_{13}$  be replaced with jumper  $W_{11}$ - $W_{13}$ . The second block of memory ( $500_{16} - 5FF_{16}$ ) requires that jumper  $W_{15}$ - $W_{16}$  be replaced with jumper  $W_{14}$ - $W_{16}$ .

Table II is a representative sample of the memory configurations that are possible with the ABC card. Other combinations of RAM/PROM/ROM are possible. When working with PIPBUG, the first block of memory must be RAM, since PIPBUG uses the first 63 bytes of RAM for temporary storage.

### **DMA** Transfers

The ability to transfer data into memory with a DMA transfer has been sacrificed in the interest of card simplicity. DMA transfers with external add-on memories, however, can be performed by stopping the 2650 via the 'PAUSE' line. If the PAUSE input is brought to ground, the 2650 will finish the current instruction, and then the RUN-/WAIT output of the 2650 will go low, causing all external memory address, data, and control lines to be tri-stated, except for OPREQ.

The user can then externally drive all of the memory control lines except OPREQ. This line is not tri-stated, since it is used to disable the decoding PROM (IC23) when the 2650 is in the WAIT state.

### ABC MEMORY AND I/O PORT DECODING

Two 16-pin ICs are used to perform memory and I/O port decoding. The first is a 74S138, 3-to-8 line decoder with enable inputs. It performs decoding for port C selection, port D selection, and on-card memory decoding. Table III shows the logical relationship between the 6 input signals and the 3 output signals.

2650 MICROPROCESSOR APPLICATIONS MEMO

The second decoder is an 82S123, 32 x 8 PROM used as a logic element. Its outputs are programmed functions of the inputs. The DE1 and RE1 lines control the 8T26 driver/receivers between the 2650 and the external data bus. Signal MDE controls the 8T26s between the internal memory bus and the external data bus. The RAMSELO, RAM-SEL1, and ROMSEL outputs are chip selects for the RAM and ROM memories. Signal R/W1 performs read/write control of the on-board RAM memory. Table IV is the truth table for the PROM, while Table V represents the logical relationship between the 5 input signals and the 8 output signals.

### **I/O INTERFACE**

I/O interface for the ABC1500 card consists of 1 serial port and 2 parallel 8-bit ports. The serial port provides a communication path for current loop (20mA) and RS-232 interfaces. The two 8-bit ports may be used for general-purpose I/O interfacing over the C and D buses.

#### Serial Port

Communication with the terminal device is performed serially using the 'SENSE' and 'FLAG' lines on the 2650. Both current loop and RS-232 transmission modes are possible, each being selected with a pair of wire jumpers, as shown in Table VI. A ±12 volt

| MEMORY<br>CONFIGURATION<br>(BYTES) | MEMORY<br>TYPES      | ADDRESS<br>RANGE*<br>(HEX) | COMMENTS  |
|------------------------------------|----------------------|----------------------------|---|
| 1K ROM (PIPBUG)                    | 1-2608               | 0-3FF                      | Standard configuration  |
| 512 RAM                            | 4-2112-2             | 400-5FF                    |   |
| 1K PROM                            | 2-82S115             | 0-3FF                      | Remove PIPBUG ROM from socket and insert PROMs in holes provided (IC5, 6).  |
| 512 RAM                            | 4-2112-2             | 400-5FF                    |   |
| 1K ROM (PIPBUG)                    | 1-2608               | 0-3FF                      | PIPBUG requires 63 bytes of RAM storage.  |
| 256 RAM                            | 2-2112-2             | 400-4FF                    | Remove jumper W15-W16. Add jumper   |
| 256 PROM                           | 2-82S129             | 500-5FF                    | W14-W16.  |
| 1K ROM                             | 1-2608               | 0-3FF                      | Remove jumpers W15-16 and W12-W13.  |
| 512 PROM                           | 4-82S129             | 400-5FF                    | Add jumpers W14-W16 and W11-W13.  |
| 1K PROM<br>512 ROM                 | 2-82S115<br>4-82S229 | 0-3FF<br>400-5FF           | Remove PIPBUG ROM from socket and insert<br>PROMs in holes provided (IC 5, 6).<br>Remove jumpers W15-W16 and W12-W13.<br>Add jumpers W14-W16 and W11-W13. |

'Because of don't care address bits, these memory blocks will appear several times in the first 8K page (see Table I).

Table 2 SAMPLE ABC1500 MEMORY CONFIGURATIONS

| OUTPUT | PIN | EQUATION                                     | FUNCTION                   |
|--------|-----|--|----------------------------|
| MEC    | 15  | MEC = OPREQ • E/NE • WRP • TS • D/C • M/IO   | Select non-extended Port C |
| MED    | 13  | MED = OPREQ • E/NE • WRP • TS • D/C • M/IO   | Select non-extended Port D |
| MEMSEL | 11  | MEMSEL = OPREQ • A13 • WRP • TS • A14 • M/IO | Select on card memory      |

### Table 3 ONE-OF-EIGHT DECODER OUTPUT LOGIC EQUATIONS

**SP55** 

#### 2650 MICROPROCESSOR APPLICATIONS MEMO

power supply is required for the RS-232 mode. The 'SENSE' input is driven by a discrete "current loop" receiver (Q1) or an RS-232 compatible inverter input (IC17, pin 5). The 'FLAG' output is connected to the RS-232 compatible 8T15 driver (IC12, pin 1) or the "current loop" driver (IC17, pin 9). Tables VII and VIII show the interconnections between the ABC1500 and current loop or RS-232 compatible terminals.

### **Parallel Ports**

Two non-extended I/O channels are implemented on the ABC1500 with 8T31 8-bit, bidirectional latched ports (IC21-Port C, IC20-Port D). The 2650 transfers data to and from each port using single-byte, nonextended I/O instructions. Three control and 2 status lines for each port permit the establishment of a handshaking routine to

|       | INPUTS |     |    |       |     | OUTPUTS |     |     |             |             |     |       |      |
|-------|--------|-----|----|-------|-----|---------|-----|-----|-------------|-------------|-----|-------|------|
| ADDR. |        | A10 | A8 | OPREQ | Ē/W | RE1     | DE1 | MDE | RAM<br>SEL0 | RAM<br>SEL1 | ROM | OPREQ | R/W1 |
|       | A4     | A3  | A2 | A1    | A0  | 7       | 6   | 5   | 4           | . 3         | 2   | 1     | 0    |
| 0     | 0      | 0   | 0  | 0     | 0   | 1       | 0   | 0   | 1           | 1           | 1   | 1     | 1    |
| 1     | 0      | 0   | 0  | 0     | 1   | 1       | 0   | 0   | 1           | 1           | 1   | 1     | 0    |
| 2     | 0      | 0   | 0  | 1     | 0   | 0       | 0   | 1   | 1           | 1           | 0   | 0     | 1    |
| 3     | 0      | 0   | 0  | 1     | 1   | 1       | 1   | 0   | 1           | 1           | 1   | 0     | 0    |
| 4     | 0      | 0   | 1  | 0     | 0   | 1       | 0   | 0   | 1           | 1           | 1   | 1     | 1    |
| 5     | 0      | 0   | 1  | 0     | 1   | 1       | 0   | 0   | 1           | 1           | 1   | 1     | 0    |
| 6     | 0 -    | 0   | 1  | 1     | 0   | 0       | 0   | 1   | 1           | 1           | 0   | 0     | 1    |
| 7     | 0      | 0   | 1  | 1     | 1   | 1       | 1   | 0   | 1           | 1           | 1   | 0     | 0    |
| 8     | 0      | 1   | 0  | .0    | 0   | 1       | 0   | 0   | 1           | 1           | 1   | 1     | 1    |
| 9     | 0      | 1   | 0  | 0     | 1   | 1       | 0   | 0   | 1           | 1           | 1   | 1     | 0    |
| 10    | 0      | 1   | 0  | 1     | 0   | 0       | 0   | 1   | 0           | 1           | 1   | 0     | 1    |
| 11    | 0      | 1   | 0  | 1     | 1   | 1       | 1   | 0   | 0           | 1           | 1   | 0     | 0    |
| 12    | 0      | 1   | 1  | 0     | 0   | 1       | 0   | 0   | 1           | 1           | 1   | 1     | 1    |
| 13    | 0      | 1   | 1  | 0     | 1   | 1       | 0   | 0   | 1           | 1           | 1   | 1     | 0    |
| 14    | 0      | 1   | 1  | 1     | 0   | 0       | 0   | 1   | 1           | 0           | 1   | 0     | 1    |
| 15    | 0      | 1   | 1  | 1     | 1   | 1       | 1   | 0   | 1           | 0           | 1   | 0     | 0    |
| 16    | 1      | 0   | 0  | 0     | 0   | 1       | 0   | 0   | 1           | 1           | 1   | 1     | 1    |
| 17    | 1      | 0   | 0  | 0     | 1   | 1       | 0   | 0   | 1           | 1           | 1   | 1     | 1    |
| 18    | 1      | 0   | 0  | 1,    | 0   | 0       | 0   | 0   | 1           | 1           | 1   | 0     | 1    |
| 19    | 1      | 0   | 0  | 1     | 1   | 1       | 1   | 0   | 1           | 1           | 1   | 0     | 1    |
| 20    | 1      | 0   | 1  | 0     | 0   | 1       | 0   | 0   | 1           | 1           | 1   | 1     | 1    |
| 21    | 1      | 0   | 1  | 0     | 1   | 1       | 0   | 0   | 1           | 1           | 1   | 1     | 1    |
| 22    | 1      | 0   | 1  | 1     | 0   | 0       | 0   | 0   | 1           | 1           | 1   | 0     | 1    |
| 23    | 1      | 0   | 1  | 1     | 1   | 1       | 1   | 0   | 1           | 1           | 1   | 0     | 1    |
| 24    | 1      | 1   | 0  | 0     | 0   | 1       | 0   | 0   | 1           | 1           | 1   | 1     | 1    |
| 25    | 1      | 1   | 0  | 0     | 1   | 1       | 0   | 0   | 1           | 1           | 1   | 1     | 1    |
| 26    | 1      | 1   | 0  | 1     | 0   | 0       | 0   | 0   | 1           | 1           | 1   | 0     | 1    |
| 27    | 1      | 1   | 0  | 1     | 1   | 1       | 1   | 0   | 1           | 1           | 1   | 0     | 1    |
| 28    | 1      | 1   | 1  | 0     | 0   | 1       | 0   | 0   | 1           | 1           | 1   | 1     | 1    |
| 29    | 1      | 1   | 1  | G     | 1   | 1       | 0   | 0   | 1           | 1           | 1   | 1     | 1    |
| 30    | 1      | 1   | 1  | 1     | 0   | 0       | 0   | 0   | 1           | 1           | 1   | 0     | 1    |
| 31    | 1      | 1   | 1  | 1     | 1   | 1       | 1   | 0   | 1           | 1           | 1   | 0     | 1    |

efficiently control data transfers between the user's device and these I/O ports. Since each port inverts the data from one side to the other and the data bus drivers/receivers are also of the inverting type, data on the C and D buses will have the same polarity as the data internal to the 2650.

### **Port Control Lines**

Table IX lists the 3 port control lines and the operation performed by each. These lines are routed to the edge connector for external interface. If no external logic is connected, each port will be in the READ mode (C and D buses reflecting latched data in each port), since the WBAC and WBAD lines are pulled up to +5 volts with 10K resistors on the card. A low condition on either line will write data from the C or D bus into the appropriate port.

NOTE: Care must be exercised when writing to the ports. An external device will override the 2650 when "WRITE" conflicts occur.

As shown in Table IX, the RBAC and RBAD lines serve only to put the buses into the TRI-STATE mode. If the third state is not necessary, lines RBAC and RBAD can be tied to ground to allow read/write control with just 1 line on each port. The ABC1500 card includes provisions for ground connection, with jumper W19-W20 for RBAC and jumper W17-W18 for RBAD. The assembled card is shipped with these jumpers in place.

Each port has a clock line that controls writing to that port. Both clocks (CKC for port C and CKD for port D) are pulled up to +5 volts on the card with 10K resistors. Therefore, no external connection is required if the ports are to be always enabled. A low on a clock line will inhibit that port from receiving any data from either the 2650 or the external device.

#### **Port Status Lines**

During 2650 activity with the ports, the ABC1500 provides 4 output strobes indicating the nature of the operation. These "userconvenience" strobes are described in Table X. Each strobe is generated from a 7402, 2-input NOR gate. Examples of how these strobes may be used in practical applications are included later in this applications memo.

Table 4 CONTROL PROM TRUTH TABLE (82S129)

### **SP55**

### 2650 MICROPROCESSOR APPLICATIONS MEMO

| OUTPUT  | PIN | EQUATION  | FUNCTION                                |
|---------|-----|---|---|
| DE1     | 9   | DE1 = OPREQ • R/W                                 | Enables 2650 data bus drivers           |
| RE1     | 7   | RE1 = OPREQ • R/W                                 | Enables 2650 data bus receivers         |
| MDE     | 6   | MDE = OPREQ • MEMSEL • $\overline{R}/W$           | Select ABC1500 RAM, first block         |
| RAMSELO | 5   | RAMSELO = OPREQ • MEMSEL • A10 • A8               | Causes ABC1500 memory to drive data bus |
| RAMSEL1 | 4   | RAMSEL1 = OPREQ • MEMSEL • A10 • A8               | Select ABC1500 RAM, second block        |
| ROMSEL  | 3   | ROMSEL = OPREQ • MEMSEL • A10                     | Select ABC1500 ROM                      |
| OPREQ   | 2   | OPREQ = OPREQ                                     | Invert OPREQ                            |
| R/W1    | 1   | $R/\overline{W1} = MEMSEL \bullet \overline{R}/W$ | Read/write control for on-card RAM      |

Table 5 PROGRAMMED OUTPUT LOGIC EQUATIONS FOR THE 82S123 PROM

| MODE OF<br>TRANSMISSION     | JUMPERS            | POWER SUPPLY                     |
|-----------------------------|--------------------|----------------------------------|
| 20 Milliamp<br>Current Loop | W6 - W7<br>W4 - W5 | No Additional<br>Supply Required |
| RS-232<br>Compatible        | W7 - W8<br>W3 - W4 | ±12 Volt Supply                  |

### Table 6 SERIAL TRANSMISSION MODES

| RS-232 STANDARD<br>PIN NUMBER | ABC1500<br>PIN NUMBER | DESCRIPTION                   |
|-------------------------------|-----------------------|-------------------------------|
| 1                             | N.C.                  | Protective Ground             |
| 2                             | Y                     | Transmitted Data (RS-232 IN+) |
| 3                             | V                     | Received Data (RS-232 OUT+)   |
| 5                             | N.C.                  | Clear to send                 |
| 6                             | N.C.                  | Data Ready                    |
| 7                             | U                     | Signal Ground (RS-232 -)      |
| 8                             | N.C.                  | Received Line Signal Detector |
| 20                            | N.C.                  | Data Terminal Ready           |

Table 7 RS-232C STANDARD CONNECTION

NOTE: N.C. = No Connection

The signals on pins 5, 6, 8, and 20 are used between data terminals and communication modems. Since the ABC1500 does not provide these "handshaking" lines, they should be tied together on the connector. In this way, the "Data Terminal Ready" line drives the other three lines to the proper state. Not all terminals, however, require this connection.

| TELETYPE<br>PIN NUMBER | ABC1500<br>PIN NUMBER | DESCRIPTION                    |
|------------------------|-----------------------|--------------------------------|
| 6                      | Т                     | Receiver - (TTY Serial OUT-)   |
| 7                      | S                     | Receiver + (TTY Serial OUT+)   |
| 3                      | R                     | Transmitter - (TTY Serial IN-) |
| 4                      | Р                     | Transmitter + (TTY Serial IN+) |

**Table 8 CURRENT LOOP CONNECTION** 

#### NOTE:

The teletype is normally a 20mA current loop type of receiver and a contact closure type of transmitter. The PIPBUG Debug program communicates with the teletype in a full-duplex mode, echoing characters as they are received.

### **SP55**

| PORT C CONTROL LINE TRUTH TABLE |   |   |  |  |  |  |
|---------------------------------|---|---|--|--|--|--|
| WBAC RBAC CKC DESCRIPTION       |   |   |  |  |  |  |
| 1                               | 0 | X | External device reading port C                               |  |  |  |
| 0                               | 0 | 1 | External device writing to port C                            |  |  |  |
| 1                               | 1 | X | Tri-state C bus  |  |  |  |
| Х                               | X | 0 | Inhibit writing to port C from either external device or 265 |  |  |  |

### PORT D CONTROL LINE TRUTH TABLE

| WBAD | RBAD | CKD | DESCRIPTION   |
|------|------|-----|---|
| 1    | 0    | X   | External device reading port D                                |
| 0    | 0    | 1   | External device writing to port D                             |
| 1    | 1    | X   | Tri-state D bus   |
| Х    | Х    | 0   | Inhibit writing to port D from either external device or 2650 |

Table 9 PORT CONTROL LINES

| ABC GENERATED<br>STATUS STROBE | DESCRIPTION  |
|--------------------------------|--|
| WPC                            | Positive true pulse, high for the duration of WRP, indicating that the 2650 is placing data into port C. |
| WPD                            | Positive true pulse, high for the duration of WRP, indicating that the 2650 is placing data into port D. |
| RPC                            | Positive true pulse, high for the duration of OPREQ, indicating that the 2650 is reading port C.         |
| RPD                            | Positive true pulse, high for the duration of OPREQ, indicating that the 2650 is reading port D.         |

**Table 10 ABC GENERATED CONVENIENCE STROBES** 

### BUS AND CONTROL LINE BUFFERS

The 2650 data bus is buffered with two 8T26 tri-state inverting driver/receivers with a 40mA current sink capability (IC9, 14). Logic on the card consumes approximately 1mA, leaving a net external drive capability of 39mA. When the 2650 is not transferring data over the bus, these buffers are in the tristate mode. The output of the buffers (DBUS0-DBUS7) is routed to the edge connector (pins 4-11).

The on-board memory bus is buffered from the external data bus with two 8T26s (IC8, 13). These buffers are never in the tri-state mode. When not actively transferring data, these devices are reading the external data bus to the internal memory bus. Double buffering between the memory and 2650 allows data polarity to be preserved.

The 2650 address bus and control lines are buffered with four 8T97 hex tri-state buffers (IC10, 11, 16, 18). The state of the TS control line (IC17, pin 12) determines whether the drivers are in the tri-state mode or actively driving the external lines. When the 2650 is in the RUN mode, the TS line is low, enabling the 8T97s to be in the active state. When the 2650 is in th 3 WAIT mode, the TS line is high, and the address bus drivers are in the high-impedance state. External control of the TS line can change the address bus drivers to the active mode when the 2650 is in the WAIT state, but cannot force the drivers to the high-impedance state when the 2650 is "running."

The external drive capability of the address bus is essentially the same as the drive capability of the 8T97 (48mA sink capability). The control lines will be loaded slightly by logic on the card. The maximum load is on the A13•E/NE and A14•D/C lines. Card logic will consume 2mA of the 48mA capability.

### ABC1500 CLOCKING REQUIREMENTS

The clock on the ABC1500 card is implemented with a 74123 (IC19) dual monostable multivibrator. One half of the 74123 is connected in an astable mode to determine the frequency of the clock. The other half is connected as a one-shot to set the pulse width.

When running under PIPBUG, the 2650 requires a 1MHz clock for serial communication with the TTY. The PIPBUG program performs all formatting for the 110 baud

#### 2650 MICROPROCESSOR APPLICATIONS MEMO

interface and uses the clock as a timing base. The stability requirements of the clock are not critical, and the one-shot configuration is adequate. For KT9500 assembly, it may be necessary to select frequency resistor R12 to insure the 1MHz operation and the sampling of each bit at its approximate midpoint. R12 is typically 7.5K. In most cases pulse width resistor R13 will be fixed at 20K to obtain a clock high time between 400 and 500ns.

An external clock may be used in place of the one-shot configuration. When using an external clock, jumper W9-W10 must be removed, and the external clock can then be applied to pin 23 on the edge connector.

### A MINIMUM ABC1500 SYSTEM CONFIGURATION

In Figure 3, the ABC1500 card is interfaced with 3 other components to configure a basic prototyping system.

The reset switch is used to reset the 2650's Instruction Address Register (IAR) to zero and to enter the PIPBUG program. This negative true input is inverted by IC17 to obtain the positive true polarity required by the 2650.



### ADDITION OF 1K OF RAM MEM-ORY TO THE ABC1500 CARD

It is possible to expand the memory of the ABC1500 card by using the wire-wrap area. In the example shown in Figure 4, 12 ICs are used to add 1K of RAM memory.

The memory occupies the last 1K section of page 3 and uses a single N7430 gate to decode the appropriate signals. These signals can be obtained from wire wrap pins inserted into the appropriate holes on the card.

The 8T26 buffers are used to multiplex the single input and output from each memory  $(1K \times 1)$  onto the external data bus. When

2650 MICROPROCESSOR APPLICATIONS MEMO

**SP55** 



not communicating with the memory, the buffers are reading the external data bus.

#### STEP MODE OPERATION

The ability to cycle through a program one step at a time is very useful when checking out software. The 2650 microprocessor is ideally suited for this type of operation because of its static design. An example of the logic necessary to put the ABC1500 card into the step mode for single-instruction execution is shown in Figure 5. To enter the step mode, the RUN/STEP switch is depressed. This enables the tristate driver tied to the pause input on the card (pin 27), and immediately causes the PAUSE line of the 2650 to go true or low, since the Q output of the D flip-flop is low for the RUN mode. De-bounce logic is not necessary, since the 2650 will eventually recognize the low condition on the PAUSE line after executing any number of RUN /WAIT cycles.

When the 2650 enters the WAIT state, the RUN/WAIT line (pin 19) goes low, allowing

the flip-flop to be clocked to the SET state (Q goes high) when the momentary contact STEP switch is depressed. With the Q output of the flip-flop high, the PAUSE line will go high taking the 2650 out of the WAIT state. When the 2650 enters the RUN mode, the flip-flop will be reset, and the PAUSE line will again go true, forcing the 2650 into the WAIT state after completing one instruction. This procedure is repeated for each depression of the switch.

It is also possible to step through a program 1 clock period at a time. This procedure is

signetics

#### 2650 MICROPROCESSOR APPLICATIONS MEMO

**SP55** 

useful for observing the status of the bus and control lines during each instruction cycle. In this case, instead of pausing the 2650, the clock is controlled with the logic shown in Figure 6.

To work in this mode, the clock jumper W9-W10 is removed and a wire is connected from W9 to the clock input on the first J-K flip-flop in Figure 6, and to one of the inputs on the 2-input NAND gate. When in the RUN mode, the RUN/STEP switch is up, enabling this NAND gate to control the ORing NAND gate. The ORing NAND gate is fed to the clock pin on the ABC card or to W10. This completes a path between the output of the one-shot on the card and the clock input on the 2650.

To enter the step mode, the RUN/STEP switch is depressed. This blocks the clock between W9 and W10. The JK configuration then synchronizes the asynchronous step input with the clock to produce a pulse 1 clock period wide for each depression of the momentary contact STEP switch. This allows 1 clock pulse to be provided to the 2650 for executing instructions 1 clock period at a time.

One approach that can be used for displaying the data and address bus during the single clock period mode is seen in Figure 7. Here the address bus is displayed with an LED and current limiting resistor added to each line. External latches are not required since the 2650 holds the current address state when the clock is low.

To display the data bus will require that the bus be latched, since the bus will be tristated when OPREQ is low. One of the ports (Port D in Figure 7) can be used for data storage if that port is not needed by the software. Here the external data bus (DBUS0-DBUS7) is connected to the port bus with LEDs and current limiting resistors on each line. The port READ/WRITE line is controlled by the OPREQ line through an external inverter. When OPREQ is high, the port is being written into from the data bus. When OPREQ is low, the data is latched in the port which is now in the READ mode.

### SYNCHRONOUS/ASYNCHRO-NOUS OPERATION

The operation acknowledge ( $\overrightarrow{OPACK}$ ) input to the 2650 indicates completion of an external operation. This allows for asynchronous control of external devices. The assembled card is configured to work synchronously, with  $\overrightarrow{OPACK}$  grounded by jumper W2-W1. This requires input data to be returned to the processor in 850ns or less at a cycle time of 2.4 $\mu$ s. If this timing constraint is too severe, asynchronous operation can be en-







signetics

**SP55** 

abled by removing the jumper and driving the OPACK line (pin 22).

Figure 8 is a possible configuration for connecting 3 slow devices to the ABC1500 card.

This scheme holds OPACK low (true) until a slow external device is selected, at which time the device drives its respective OPACK line high for the required time. When the device is finished with the operation, it lowers OPACK until it is selected again. When transfers to on-card memory or ports are executed, the OPACK line is held low (true) for synchronous data transfers.

### I/O PORT INTERFACE DESIGN EXAMPLES

"Handshaking" signals are provided to simplify communication between the ports and the user's device. Several examples are presented to illustrate possible interface techniques for connecting the 2 ports to external devices.

### Example 1—Port C Input/Output Configuration

In this example, port C is accepting data from 8 switches and presenting data to two 4-bit latches. The 2 "handshaking" signals, RPC and WPC, are used in the configuration shown in Figure 9.

The 8 switches are tied to the C bus through tri-state buffers. Input write control line WBAC is controlled by an inverter with its input tied to RPC. When the 2650 performs a read from port C (REDC), line RPC goes true forcing WBAC low and allowing port C to store data from the C bus. The output of the inverter also controls the tri-state enable of the buffers, turning on the buffers when RPC goes true.

When writing to port C from the 2650, WPC will go true, clocking the data on the C bus into the two 4-bit latches.

### Example 2—Synchronizing Data Entry From 2 External Devices

When inputting data from 2 external devices, an interleaving transfer scheme can prevent synchronization conflicts between the devices and the 2650. The configuration is shown in Figure 10.

External device 1 places data onto the C bus and clocks it into port C when the 2650 is reading port D. Likewise, external device 2 places data onto the D bus and clocks it into port D when the 2650 is reading port C, thus preventing conflicts between 2650 activity and loading of the ports from the external devices. Note that alternate read C and read D cycles are required to read the proper data, and that the first read cycle executed will not have valid data associated with it.

### Example 3—Synchronizing Data Transfer Between the 2650 and an External Device

The technique illustrated in Figure 11 may be used when transferring data asynchronously between the 2650 and an external device.

#### 2650 MICROPROCESSOR APPLICATIONS MEMO

In this example, a D latch is used to synchronize data transfers from the 2650 to an external device. When the 2650 loads port C, handshake signal WPC goes true, clocking the D latch to the SET state. The Q output of the latch is tied to the 'SENSE' input (pin Y with jumper W3-W4 in). The 2650 can be programmed to monitor the 'SENSE' line. For the 'SENSE' line HIGH, the program will loop in a WAIT state. When the device has accepted the data, it will reset the latch and force the 'SENSE' line to zero. The 2650 can then place new data in the port.

### INTERRUPT OPTION

When responding to an interrupt, the 2650 obtains the interrupt vector by reading the data lines when INTACK is issued. The state of the control lines is such that a read of port C would also be performed (ADR13•E/NE and ADR14•D/C are both low). To prevent a conflict between the interrupting device and port C on the card, the INTACK signal is fed to port C to disable the port during interrupts. For certain applications, however, it may be desirable to use port C to input the vector address. This optional operation may be obtained by replacing the W21-W22 jumper with a jumper between W22-W23.

### KIT CONSTRUCTION

Kit construction is straightforward requiring only wire, wire cutters, and a soldering iron. Each component has a number which is stamped on the PC card in white. The component number also identifies the location of pin 1 for an IC. The component identification list identifies each number



signetics

with the appropriate component. Sockets are provided for the 2650 and for the 2608 PIPBUG ROM. If the user expects to use the RAM/PROM/PROM option (see Section 3), he may want to insert sockets in the RAM

holes. Reference should be made to Section values to obtain 1MHz operation. Also, if it is 7 for resistor values for the one-shot clock configuration. The kit is shipped with values the RAM and ROM in page zero, the 82S129 of 7.5K for R12 and 20K for R13, but it may control PROM can be re-programmed at the be necessary to increase or decrease these user's discretion.

2650 MICROPROCESSOR APPLICATIONS MEMO

| 1         GND         A         GND           2         GND         B         GND           3         NC <sup>+</sup> D         OPD 0           4         DBUST         E         OPD 1           6         DBUST         F         OPD 2           7         DBUSS         F         OPD 3           8         DBUSS         K         OPD 5           10         DBUSS         L         OPD 6           11         DBUST         M         OPD 7           12         NC <sup>+</sup> N         NC <sup>+</sup> 11         DBUST         M         OPD 7           12         NC <sup>+</sup> N         NC <sup>+</sup> 13         A14-D/C         P         TTY SERIAL IN +           14         NC <sup>+</sup> R         TTY SERIAL OUT +           15         A13-E/NE         S         TTY SERIAL OUT +           16         INTACK         T         TTY SERIAL OUT +           17         R <sup>W</sup> U         R522 ONDND           20         OPREQ         X         NC <sup>+</sup> 21         M/IO         Y         R522 INPUT           22 </th <th>PIN #</th> <th>FUNCTION</th> <th>PIN #</th> <th>FUNCTION</th>   | PIN # | FUNCTION | PIN # | FUNCTION         |
|--|-------|----------|-------|------------------|
| 2         GND         B         GND           3         NC'         C         NK'           4         DBUST         C         NC'           5         DBUST         E         OPD 0           5         DBUST         F         OPD 2           7         DBUST         F         OPD 3           8         DBUST         K         OPD 4           9         DBUST         M         OPD 5           11         DBUST         M         OPD 6           11         DBUST         M         OPD 7           13         A14-D/C         P         TTY SERIAL IN +           14         NC'         R         TTY SERIAL IN -           15         A13-E/NE         S         TTY SERIAL IN -           16         INTACK         T         TTY SERIAL IN -           17         R/W         U         R5322 OUTPUT           19         RUN/WAIT         W         NC'           20         OPRACK         Z         NC'           21         M/IO         Y         R5322 OUTPUT           23         CLOCK         a         OPC 0           24   | 1     | GND      | A     | GND              |
| 3         NC'         C         NC'           4 $\overline{DBUS0}$ D $\overline{OPD}$ 5 $\overline{DBUS2}$ F $\overline{OPD}$ 7 $\overline{DBUS3}$ H $\overline{OPD}$ 7 $\overline{DBUS3}$ H $\overline{OPD}$ 8 $\overline{DBUS5}$ K $\overline{OPD}$ 9 $\overline{DBUS5}$ L $\overline{OPD}$ 10 $\overline{DBUS5}$ L $\overline{OPD}$ 11 $\overline{DBUS7}$ M $\overline{OPD}$ 12 $NC'$ N $NC'$ 13 $\overline{A14-D/C}$ R $TTY$ SERIAL IN +           14 $NC'$ R $TTY$ SERIAL OUT -           15 $\overline{A13-E/NE}$ S $TTY$ SERIAL OUT +           16         INTACK         T $TTY$ SERIAL OUT +           17 $RWW$ U $RS232 OUPUT$ 18         WRP         V $RS232 OUPUT$ 20 $OPRCQ$ X $NC'$ 21 $M/IO$ Y $RS232 INPUT$ 22 <td>2</td> <td>GND</td> <td>В</td> <td>GND</td>  | 2     | GND      | В     | GND              |
| 4         DBUST<br>DBUST<br>DBUST<br>F         D<br>OPD 1           6         DBUST<br>DBUSS<br>F         F         OPD 2           7         DBUSS<br>DBUSS<br>B         H         OPD 3           8         DBUSS<br>DBUSS<br>F         L         OPD 4           9         DBUSS<br>DBUSS<br>C         L         OPD 6           11         DBUSS<br>DBUST<br>M         NC°         N           12         NC°         N         NC°           13         A14-D/C         P         TTY SERIAL IN +           14         NC°         R         TTY SERIAL IN -           15         A13-E/NE         S         TTY SERIAL IN -           16         INTACK         T         TTY SERIAL OUT -           17         R/W         U         RS322 GOUND T           18         WRP         V         RS322 OUTPUT           19         RUN/WAIT         W         NC°           20         OPRACK         Z         NC°           21         M/IO         Y         RS32 INPUT           23         CLOCK         a         OPC 0           24         TS         b         OPC 6           25         RESET         C         OPC 6   | 3     | NC*      | C C   | NC*              |
| 5         DBUST         E         OPD 1           6         DBUS2         F         OPD 2           7         DBUS3         H         OPD 3           9         DBUS5         K         OPD 6           10         DBUS5         L         OPD 6           11         DBUS7         M         OPD 7           12         NC*         N         NC*           13         A14-D/C         P         TTY SERIAL IN +           14         NC*         R         TTY SERIAL OUT -           16         INTACK         T         TTY SERIAL OUT -           17         R/W         U         R5222 GOUND           18         WAP         V         R5222 GOUND           19         RUNWAIT         W         NC*           20         OPREO         X         NC*           21         M/IO         Y         R5222 INPUT           22         OPACK         Z         NC*           23         CLOCK         a         OPC 0           24         TS         b         OPC 1           25         RESET         C         OPC 6           30   | 4     | DBUSO    |       | OPD 0            |
| 6         DBUS2         F         OPD 2           7         DBUS3         H         OPD 3           8         DBUS5         K         OPD 4           9         DBUS6         L         OPD 6           11         DBUS6         L         OPD 6           12         NC*         N         NC*           13         A14-D/C         P         TTY SERIAL IN +           14         NC*         R         TTY SERIAL IN +           15         A13-E/NE         S         TTY SERIAL IN +           16         INTACK         T         TTY SERIAL IN +           17         R/W         U         R5322 QUTPUT           18         WRP         V         R5322 QUTPUT           19         RUNWAIT         W         NC*           20         OPREC         X         NC*           21         M/O         Y         R5322 INPUT           22         OPACK         Z         NC*           23         CLOCK         a         OPC 0           24         TS         b         OPC 1           25         PESET         C         OPC 2           26<  | 5     | DBUS1    | F     | OPD 1            |
| 7         DBUSS<br>B         F         OPD 2           8         DBUSS<br>DBUSS<br>DBUSS<br>DBUSS<br>10         J         OPD 4           9         DBUSS<br>DBUSS<br>DBUSS<br>DBUSS<br>N         J         OPD 6           10         DBUSS<br>DBUSS<br>DBUSS<br>N         K         OPD 7           11         DBUSS<br>DBUSS<br>N         N         NC*           12         NC*         N         NC*           13         A14-D/C         P         TTY SERIAL IN +           14         NC*         R         TTY SERIAL OUT -           15         A13-E/NE         S         TTY SERIAL OUT -           16         INTACK         T         TTY SERIAL OUT -           17         R/W         U         R522 GDUND           18         WAP         V         R522 COUND           19         RUNWAIT         W         NC*           20         OPREO         X         NC*           21         M/IO         Y         R522 COUND           22         OPACK         Z         NC*           23         CLOCK         a         OPC 0           24         TS         b         OPC 1           25         RESET         C   | 6     | DBUS2    |       |                  |
| N         DDUS4         P         OPD 3           9         DBUS6         J         OPD 4           9         DBUS6         L         OPD 6           11         DBUS7         M         OPD 7           12         NC*         N         NC*           13         A14-D/C         P         TTY SERIAL IN +           14         NC*         R         TSERIAL IN +           15         A13-E/NE         S         TTY SERIAL OUT -           16         INTACK         T         TTY SERIAL OUT -           17         R/W         U         RS22 GROUND           18         WRP         V         RS22 OUTPUT           20         OPREQ         X         NC*           21         M/IO         Y         RS22 INPUT           22         OPACK         Z         NC*           23         CLOCK         a         OPC 0           24         TS         b         OPC 1           25         RESET         C         OPC 2           26         INTREO         d         OPC 5           29         RBAD         9         OPC 6           31 <td>7</td> <td>DBUS3</td> <td></td> <td></td>   | 7     | DBUS3    |       |                  |
| 3         DEUSE<br>DEUSE         5         OPD 4           9         DEUSE         K         OPD 5           10         DEUSE         L         OPD 6           11         DEUST         M         OPD 7           12         NC*         N         NC*           13         A14-D/C         P         TTY SERIAL IN +           14         NC*         R         TTY SERIAL OUT +           15         A13-E/NE         S         TTY SERIAL OUT +           16         INTACK         T         TTY SERIAL OUT +           17         R/W         U         RS222 OUTPUT           18         WRP         V         RS222 OUTPUT           20         OPREG         X         NC*           21         M/IO         Y         RS222 OUTPUT           22         OPACK         Z         NC*           23         CLOCK         a         OPC 0           24         TS         b         OPC 1           25         RESET         C         OPC 2           26         INTREO         d         OPC 5           28         NC*         f         OPC 5   | 8     | DBUSA    |       | OPD 3            |
| 10         DBUSS         K         OPD 5           11         DBUS7         M         OPD 7           12         NC*         N         NC*           13         A14-D/C         P         TTY SERIAL IN +           14         NC*         R         TTY SERIAL N +           15         A13-E/NE         S         TTY SERIAL OUT +           16         INTACK         T         TTY SERIAL OUT +           17         R/W         U         RS222 GROUND           18         WRP         V         RS222 GROUND           19         RUM/WAIT         W         NC*           20         OPREQ         X         NC*           21         M/IO         Y         RS232 INPUT           22         OFACK         Z         NC*           23         CLOCK         a         OPC 0           24         TS         b         OPC 1           25         RESET         C         OPC 3           27         PAUSE         e         OPC 6           30         NC*         n         OPC 5           29         RBAD         9         OPC 6 <td< td=""><td>9</td><td>DBUSS</td><td>J</td><td>OPD 4</td></td<>  | 9     | DBUSS    | J     | OPD 4            |
| 10         DEUS3         L         OPD 6           11         DEUS7         N         OPD 7           12         NC*         N         NC           13         A14-D/C         P         TTY SERIAL IN +           14         NC*         R         TTY SERIAL OUT +           16         INTACK         T         TTY SERIAL OUT -           17         R/W         U         RS232 GROUND           18         WRP         V         RS232 OUTPUT           19         RUN/WAIT         W         NC*           20         OPREQ         X         NC*           21         M/IO         Y         RS232 INPUT           22         OPACK         Z         NC*           23         CLOCK         a         OPC 0           24         TS         b         OPC 1           25         RESET         c         OPC 2           26         INTREQ         d         OPC 6           30         NC*         f         OPC 6           31         RBAC         j         NC*           32         NC*         r         NC*           33         <   | 10    | DBUSS    |       | OPD 5            |
| 12         NC°         M         OPD 7           13         A14-D/ $\overline{C}$ P         TTY SENIAL IN +           13         A14-D/ $\overline{C}$ P         TTY SENIAL IN +           14         NC°         R         TTY SENIAL IN +           15         A13-E/NE         S         TTY SENIAL OUT +           16         INTACK         T         TTY SENIAL OUT -           17         RW         U         RS232 GROUND           18         WRP         V         RS232 GUND           19         RUNWAIT         W         NC°           20         OPREQ         X         NC°           21         M/IO         Y         RS232 INPUT           22         CDPACK         Z         NC°           23         CLOCK         a         OPC 0           24         TS         b         OPC 1           25         RESET         c         OPC 2           26         INTREO         d         OPC 3           27         PAUSE         e         OPC 6           28         NC°         f         OPC 5           29         RBAD         g         OPC 6 <td>11</td> <td>DBUST</td> <td></td> <td>OPD 6</td>   | 11    | DBUST    |       | OPD 6            |
| 12         NC         NC         NC           13         A14-D/ $\overline{C}$ P         TTY SERIAL IN +           14         NC*         R         TTY SERIAL OUT +           15         A13-E/NE         S         TTY SERIAL OUT +           16         INTACK         T         TTY SERIAL OUT -           17         R/W         U         RS232 GROUND           18         WRP         V         RS232 OUTPUT           19         RUN/WAIT         W         NC*           20         OPREQ         X         NC*           21         M/IO         Y         RS232 OUTPUT           22         OPACK         Z         NC*           23         CLOCK         a         OPC 0           24         TS         b         OPC 1           25         RESET         c         OPC 2           26         INTERQ         d         OPC 3           27         PAUSE         e         OPC 6           28         NC*         f         OPC 6           29         RBAD         g         OPC 6           30         NC*         f         OPC 6   | 12    | NC*      | M     | OPD 7            |
| 13         ATA=D/C         P         TTY SERIAL IN -           14         NC*         R         TTY SERIAL OUT +           15         A13=E/NE         S         TTY SERIAL OUT -           16         INTACK         T         TTY SERIAL OUT -           17         R/W         U         RS232 ORDUND           18         WRP         V         RS232 OUTPUT           20         OPREO         X         NC*           21         M/IO         Y         RS232 UTPUT           22         OPACK         Z         NC*           23         CLOCK         a         OPC 0           24         TS         b         OPC 1           25         RESET         C         OPC 2           26         INTREO         d         OPC 3           27         PAUSE         e         OPC 6           30         NC*         f         OPC 5           32         NC*         f         OPC 7           33         AII         m         WPD           34         A13=E/NE         n         WPD           35         A12         p         CKD           3  | 12    |          | N     | NC*              |
| Image: height of the second | 13    | AI4-D/C  | P     | TTY SERIAL IN +  |
| 13         A13-E/NE         S         TTY SERIAL OUT +           16         INTACK         T         TTY SERIAL OUT -           17         R/W         U         RS232 GROUND           18         WRP         V         RS232 OUTPUT           19         RUN/WAIT         W         NC*           20         OPREQ         X         NC*           21         M/IO         Y         RS232 INPUT           22         OPACK         Z         NC*           23         CLOCK         a         OPC 0           24         TS         b         OPC 1           25         RESET         c         QPC 2           26         INTREO         d         OPC 3           27         PAUSE         e         OPC 4           28         NC*         f         OPC 5           30         NC*         h         OPC 7           31         RBAC         j         NC*           33         All         M         MED           33         All         M         MC*           34         A13-E/NE         n         WPD           35         A12<   | 14    |          | н     | TTY SERIAL IN -  |
| 10         INTACK         T         TT         TTY SERIAL OUT           17         R/W         U         R5232 GOUND           18         WRP         V         R5232 GOUND           19         RUN/WAIT         W         NC*           20         OPREQ         X         NC*           21         M/IO         Y         R5232 INPUT           22         OPACK         Z         NC*           23         CLOCK         a         OPC 0           24         TS         b         OPC 1           25         RESET         C         QPC 2           26         INTREO         d         OPC 3           27         PAUSE         e         OPC 4           28         NC*         f         OPC 7           28         NC*         f         NC*           30         NC*         m         WBAD           31         RBAC         j         NC*           32         NC*         k         RPD           33         A1I         m         WBAD           34         A13-E/NE         n         WPD           35         A12 <td>15</td> <td>AI3-E/NE</td> <td>S</td> <td>TTY SERIAL OUT +</td>  | 15    | AI3-E/NE | S     | TTY SERIAL OUT + |
| I//         H/W         U         RS232 GROUND           18         WRP         V         RS232 OUTPUT           19         RUN/WAIT         W         NC*           20         OPREQ         X         NC*           21         M/IO         Y         RS232 UNPUT           22         OPACK         Z         NC*           23         CLOCK         a         OPC 0           24         TS         b         OPC 1           26         INTREO         d         OPC 2           26         RESET         c         QPC 2           28         NC*         f         OPC 5           29         RBAD         g         OPC 6           30         NC*         h         OPC 7           31         RBAC         j         NC*           33         All         m         WBAD           34         A13-E/NE         n         WPD           35         A12         P         CKD           38         A10         t         NC*           39         A8         U         NC*           41         A6         W <td< td=""><td>10</td><td>INTACK</td><td>T</td><td>TTY SERIAL OUT -</td></td<>  | 10    | INTACK   | T     | TTY SERIAL OUT - |
| 18WHPVR5232 OUTPUT19RUN/WAITWNC*20OPREQXNC*21M/IOYR5232 INPUT22OPACKZNC*23CLOCKaOPC 024TSbOPC 125RESETcOPC 226INTREOdOPC 528NC*fOPC 629RBADgOPC 630NC*jNC*31RBACjNC*33AllmWBAD34A13=E/NEnWPD35A12pCKD38A10tNC*39A8uNC*40A7vRPC41A6wWBAC43A3yCKC44A0zNC*45A1aNC*48+12Vd+12V49-12Vf+5V   | 17    | H/W      | U     | RS232 GROUND     |
| 19         HUNWAIT         W         NC°           20         OPREQ         X         NC°           21         M/IO         Y         RS232 INPUT           22         OPACK         Z         NC°           23         CLOCK         a         OPC 0           24         TS         b         OPC 1           25         RESET         C         OPC 2           26         INTREQ         d         OPC 5           28         NC°         f         OPC 5           29         RBAD         g         OPC 7           30         NC°         h         OPC 7           31         RBAC         j         NC°           32         NC°         k         RPD           33         Ali         m         WPD           34         A13-E/NE         n         WPD           35         A12         p         CKD           36         A14-D/C         r         NC°           37         A9         s         NC°           38         A10         t         NC°           39         A8         u         NC° <td>18</td> <td>WRP</td> <td>V</td> <td>RS232 OUTPUT</td>  | 18    | WRP      | V     | RS232 OUTPUT     |
| 20         OPHEQ         X         NC*           21         M/IO         Y         RS232 INPUT           22         OPACK         Z         NC*           23         CLOCK         a         OPC 0           24         TS         b         OPC 1           25         RESET         c         OPC 2           26         INTREO         d         OPC 5           28         NC*         f         OPC 5           29         RBAD         g         OPC 6           30         NC*         h         OPC 7           31         RBAC         j         NC*           33         All         m         WBAD           34         A13-E/NE         n         WPD           35         A12         p         CKD           36         A14-D/C         r         NC*           39         A8         u         NC*           40         A7         v         RPC           41         A6         w         WBAC           42         A5         X         WPC           43         A3         Y         CKC   | 19    | RUN/WATT | W     | NC*              |
| 21       M/IO       Y       RS232 INPUT         22 $\overline{OPACK}$ Z       NC*         23       CLOCK       a       OPC 0         24       TS       b       OPC 1         25       RESET       c       QPC 2         26       INTREO       d       OPC 3         27       PAUSE       e       OPC 6         28       NC*       f       OPC 7         30       NC*       h       OPC 7         31       RBAC       j       NC*         32       NC*       k       RPD         33       All       m       WBAD         34       A13-E/NE       n       WPD         35       A12       p       CKD         36       A14-D/C       r       NC*         37       A9       s       NC*         38       A10       t       NC*         40       A7       v       RPC         41       A6       w       WBAC         42       A5       x       WPC         43       A3       Y       CKC         44       A0       Z  | 20    | OPREQ    | X     | NC*              |
| 22         OPACK         Z         NC'           23         CLOCK         a         OPC 0           24         TS         b         OPC 1           25         RESET         c         OPC 2           26         INTREO         d         OPC 3           27         PAUSE         e         OPC 6           28         NC*         f         OPC 7           30         NC*         h         OPC 7           31         RBAC         j         NC*           32         NC*         k         RPD           33         All         m         WBAD           34         A13-E/NE         n         WPD           35         A12         p         CKD           36         A14-D/C         r         NC*           38         A10         t         NC*           40         A7         v         RPC           41         A6         w         WBAC           42         A5         x         WPC           43         A3         y         CKC           44         A0         z         NC*   | 21    | M/IO     | Y     | RS232 INPUT      |
| 23         CLOCK         a         OPC 0           24         TS         b         OPC 1           25         RESET         C         OPC 2           26         INTREO         d         OPC 3           27         PAUSE         e         OPC 4           28         NC'         f         OPC 7           29         RBAD         g         OPC 6           30         NC'         h         OPC 7           31         RBAC         j         NC'           32         NC         k         RPD           33         All         m         WPD 0           34         A13-E/NE         n         WPD           35         A12         p         CKD           36         A14-D/C         r         NC'           38         A10         t         NC'           39         A8         u         NC'           41         A6         w         WBAC           42         A5         X         WPC           43         A3         y         CKC           44         A0         z         NC'  | 22    | OPACK    | Z     | NC*              |
| 24         TS         b         OPC 1           25 $\overrightarrow{RESET}$ c $OPC 2$ 26         INTREQ         d         OPC 3           27 $\overrightarrow{PAUSE}$ e         OPC 4           28         NC*         f         OPC 5           29 $\overrightarrow{RBAD}$ g         OPC 6           30         NC*         h         OPC 7           31 $\overrightarrow{RBAC}$ j         NC*           32         NC*         k $\overrightarrow{RPD}$ 33         All         m         WBAD           34 $A13=E/\overline{NE}$ n         WPD           35 $A12$ p         CKD           36 $A14=D/\overline{C}$ r         NC*           37 $A9$ s         NC*           38 $A10$ t         NC*           40 $A7$ v $\overrightarrow{RPC}$ 41 $A6$ w $\overrightarrow{WBAC}$ 42 $A5$ x $\overrightarrow{WPC}$ 43 $A3$ y         CKC           44 $A0$ <td>23</td> <td>CLOCK</td> <td>a</td> <td>OPC 0</td>  | 23    | CLOCK    | a     | OPC 0            |
| 25         RESET         c         QPC 2           26         INTREQ         d         OPC 3           27         PAUSE         e         OPC 4           28         NC*         f         OPC 5           29         RBAD         g         OPC 6           30         NC*         h         OPC 7           31         RBAC         j         NC*           32         NC*         k         RPD           33         All         m         WBAD           34         A13-E/NE         n         WPD           35         A12         p         CKD           36         A14-D/C         r         NC*           38         A10         t         NC*           39         A8         u         NC*           40         A7         v         RPC           41         A6         w         WBAC           42         A5         x         WPC           43         A3         y         CKC           44         A0         z         NC*           45         A1         ā         NC*           <   | 24    | TS       | b     | OPC 1            |
| 26         INTREQ         d         OPC 3           27 $\overrightarrow{PAUSE}$ e         OPC 4           28         NC°         f         OPC 5           29         RBAD         g         OPC 6           30         NC°         h         OPC 7           31         RBAC         j         NC°           32         NC°         k         RPD           33         All         m         WBAD           34         A13-E/NE         n         WPD           35         A12         p         CKD           36         A14-D/C         r         NC°           38         A10         t         NC°           39         A8         u         NC°           40         A7         v         RPC           41         A6         w         WBAC           42         A5         x         WPC           43         A3         y         CKC           44         A0         z         NC°           45         A1         ā         NC°           46         A4         b         NC°           <   | 25    | RESET    | С     | QPC 2            |
| 27         PAUSE         e         OPC 4           28         NC*         f         OPC 5           29         RBAD         g         OPC 6           30         NC*         h         OPC 7           31         RBAC         j         NC*           32         NC*         k         RPD           33         All         m         WBAD           34         A13-E/NE         n         WPD           35         A12         p         CKD           36         A14-D/C         r         NC*           37         A9         s         NC*           38         A10         t         NC*           40         A7         v         RPC           41         A6         w         WBAC           42         A5         x         WPC           43         A3         y         CKC           44         A0         z         NC*           45         A1         ā         NC*           46         A4         b         NC*           47         A2 $\bar{c}$ NC*           48<  | 26    | INTREQ   | d     | OPC 3            |
| 28         NC*         f         OPC 5           29         RBAD         g         OPC 6           30         NC*         h         OPC 7           31         RBAC         j         NC*           32         NC*         k         RPD           33         All         m         WBAD           34         A13-E/NE         n         WPD           35         A12         p         CKD           36         A14-D/C         r         NC*           37         A9         s         NC*           38         A10         t         NC*           40         A7         v         RPC           41         A6         w         WBAC           42         A5         x         WPC           43         A3         y         CKC           44         A0         z         NC*           46         A4         b         NC*           48         +12V         d         +12V           49         -12V         e         -12V           50         +5V         f         +5V  | 27    | PAUSE    | e     | OPC 4            |
| 29         RBAD         g         OPC 6           30         NC*         h         OPC 7           31         RBAC         j         NC*           32         NC*         k         RPD           33         All         m         WBAD           34         A13-E/NE         n         WPD           35         A12         p         CKD           36         A14-D/C         r         NC*           37         A9         s         NC*           38         A10         t         NC*           39         A8         u         NC*           40         A7         v         RPC           41         A6         w         WBAC           42         A5         x         WPC           43         A3         y         CKC           44         A0         z         NC*           46         A4         b         NC*           48         +12V         d         +12V           49         -12V         ē         -12V           50         +5V         f         f         +5V <td>28</td> <td>NC*</td> <td>f</td> <td>OPC 5</td>  | 28    | NC*      | f     | OPC 5            |
| 30NC*hOPC 731RBACjNC*32NC*kRPD33AllmWBAD34A13-E/NEnWPD35A12pCKD36A14-D/CrNC*37A9sNC*38A10tNC*39A8uNC*40A7vRPC41A6wWWBAC42A5xWPC43A3yCKC44A0zNC*45A1aNC*46A4bNC*47A2cNC*48+12Vd+12V50+5Vf+5V  | 29    | RBAD     | g     | OPC 6            |
| 31         RBAC         j         NC*           32         NC*         k         RPD           33         All         m         WBAD           34         A13—E/NE         n         WPD           35         A12         p         CKD           36         A14—D/C         r         NC*           37         A9         s         NC*           38         A10         t         NC*           39         A8         u         NC*           41         A6         w         WBAC           42         A5         x         WPC           43         A3         y         CKC           44         A0         z         NC*           45         A1         a         NC*           44         A0         z         NC*           45         A1         a         NC*           46         A4         b         NC*           47         A2         C         NC*           48         +12V         d         +12V           49         -12V         e         -12V           50         <  | 30    | NC*      | h     | OPC 7            |
| 32         NC*         k         RPD           33         All         m         WBAD           34         A13-E/NE         n         WPD           35         A12         p         CKD           36         A14-D/C         r         NC*           37         A9         s         NC*           38         A10         t         NC*           39         A8         u         NC*           40         A7         v         RPC           41         A6         w         WBAC           42         A5         x         WPC           43         A3         y         CKC           44         A0         z         NC*           45         A1         a         NC*           45         A1         a         NC*           45         A1         a         NC*           46         A4         b         NC*           47         A2         c         NC*           48         +12V         d         +12V           49         -12V         e         -12V           50 <td< td=""><td>31</td><td>RBAC</td><td>j</td><td>NC*</td></td<>  | 31    | RBAC     | j     | NC*              |
| $33$ AllmWBAD $34$ $A13-E/NE$ nWPD $35$ $A12$ pCKD $36$ $A14-D/C$ rNC* $37$ A9sNC* $38$ A10tNC* $39$ A8uNC* $40$ A7vRPC $41$ A6wWBAC $42$ A5xWPC $43$ A3yCKC $44$ A0zNC* $45$ A1 $\overline{a}$ NC* $46$ A4 $\overline{b}$ NC* $47$ A2 $\overline{c}$ NC* $48$ $+12V$ $\overline{d}$ $+12V$ $49$ $-12V$ $\overline{f}$ $+5V$   | 32    | NC*      | k     | RPD              |
| $34$ $A13-E/NE$ nWPD $35$ $A12$ p $CKD$ $36$ $A14-D/C$ r $NC^*$ $37$ $A9$ s $NC^*$ $38$ $A10$ t $NC^*$ $39$ $A8$ u $NC^*$ $40$ $A7$ v $RPC$ $41$ $A6$ w $WBAC$ $42$ $A5$ $x$ $WPC$ $43$ $A3$ $y$ $CKC$ $44$ $A0$ $z$ $NC^*$ $45$ $A1$ $\overline{a}$ $NC^*$ $46$ $A4$ $\overline{b}$ $NC^*$ $47$ $A2$ $\overline{c}$ $NC^*$ $48$ $+12V$ $\overline{d}$ $+12V$ $49$ $-12V$ $\overline{e}$ $-12V$ $50$ $+5V$ $\overline{f}$ $+5V$  | 33    | All      | m     | WBAD             |
| $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$  | 34    | A13—E/NE | n     | WPD              |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$   | 35    | A12 _    | p     | CKD              |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$   | 36    | A14-D/C  | r     | NC*              |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$   | 37    | A9       | S     | NC*              |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$   | 38    | A10      | t     | NC*              |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$   | 39    | A8       | u     | NC*              |
| $ \begin{array}{ c c c c c c c c } \hline 41 & A6 & w & WBAC \\ \hline 42 & A5 & x & WPC \\ \hline 43 & A3 & y & CKC \\ \hline 44 & A0 & z & NC^* \\ \hline 45 & A1 & \hline a & NC^* \\ \hline 46 & A4 & \hline b & NC^* \\ \hline 46 & A4 & \hline b & NC^* \\ \hline 47 & A2 & \hline c & NC^* \\ \hline 48 & +12V & \hline d & +12V \\ \hline 49 & -12V & \hline e & -12V \\ \hline 50 & +5V & \hline f & +5V \\ \hline \end{array} $  | 40    | A7       | v     | RPC              |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$   | 41    | A6       | w     | WBAC             |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$   | 42    | A5       | ×     | WPC              |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$   | 43    | A3       | V     | СКС              |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$   | 44    | AO       | z     | NC*              |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$   | 45    | A1       | ā     | NC*              |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$   | 46    | A4       | Ē     | NC*              |
| 48         +12V         d         +12V           49         -12V         ē         -12V           50         +5V         f         +5V   | 47    | A2       | Ē     | NC*              |
| 49         -12V         e         -12V           50         +5V         f         +5V  | 48    | +12V     | đ     | +12V             |
| 50 +5V f +5V   | 49    | -12V     | ē     | -12V             |
|  | 50    | +5V      | Ī     | +5V              |

### ABC 1500 EDGE CONNECTOR SIGNAL LIST

٦.

\*NC = No Connection

Signetics

### 2650 MICROPROCESSOR APPLICATIONS MEMO

### ABC 1500 COMPONENT IDENTIFICATION LIST

| R1, R2, R310K ResistorR4, R51K ResistorR62K ResistorR73.3K ResistorR73.3K ResistorR1010K ResistorR11220-ohm ResistorR127.5K (typical) ResistorR1320K (typical) ResistorR141K ResistorR152K ResistorR162K ResistorR17, R1810K ResistorR19, R2010K ResistorC1300PF CapacitorC250PF CapacitorC3, C4, C54.7 $\mu$ f Capacitor, Tan. 50 DCC161.5 $\mu$ f Capacitor, Tan. 20 DCD1, D2, D3, D41N914 DiodeQ12N2222 Transistor1,2,3,45,68,98T26 Tri-State Driver8,98T26 Tri-State Driver  | COMPONENT*       | DESCRIPTION**                   |
|--|------------------|---------------------------------|
| R4, R5       1K Resistor         R6       2K Resistor         R7       3.3K Resistor         R8, R9       1K Resistor         R10       10K Resistor         R11       220-ohm Resistor         R12       7.5K (typical) Resistor         R13       20K (typical) Resistor         R14       1K Resistor         R15       20K (typical) Resistor         R16       2K Resistor         R17       10K Resistor         R18       1K Resistor         R19       10K Resistor         R19, R20       10K Resistor         C1       300PF Capacitor         C2       50PF Capacitor, Tan. 50 DC         C6-C15, C17, C18       0.1µf Capacitor, Tan. 20 DC         D1, D2, D3, D4       1N914 Diode         Q1       2N2222 Transistor         1.2,3,4       2S115 PROM (optional)         7       2608 ROM (socket)         8,9       8T26 Tri-State Driver/Receiver         8,9       8T26 Tri-State Driver | R1, R2, R3       | 10K Resistor                    |
| R62K ResistorR7 $3.3K$ ResistorR8, R91K ResistorR1010K ResistorR11220-ohm ResistorR12 $7.5K$ (typical) ResistorR1320K (typical) ResistorR141K ResistorR1510K ResistorR162K ResistorR17, R181K ResistorR19, R2010K ResistorC1300 PF CapacitorC250 PF CapacitorC3, C4, C5 $4.7\mu f$ Capacitor, Tan. 50 DCC16 $1.5\mu f$ Capacitor, Tan. 20 DCD1, D2, D3, D41N914 DiodeQ1 $2N2222$ Transistor1,2,3,4 $2112-2$ RAM5,6 $825115$ PROM (optional)7 $2608$ ROM (socket)8,9 $8T26$ Tri-State Driver/Receiver   | R4, R5           | 1K Resistor                     |
| R7 $3.3K$ ResistorR8, R91K ResistorR1010K ResistorR11220-ohm ResistorR12 $7.5K$ (typical) ResistorR1320K (typical) ResistorR141K ResistorR1510K ResistorR162K ResistorR17, R181K ResistorR19, R2010K ResistorC1300 PF CapacitorC250 PF CapacitorC3, C4, C5 $4.7\mu f$ Capacitor, Tan. 50 DCC16 $1.5\mu f$ Capacitor, Tan. 20 DCD1, D2, D3, D41N914 DiodeQ1 $2N2222$ Transistor1,2,3,4 $2112-2$ RAM5,6 $825115$ PROM (optional)7 $2608$ ROM (socket)8,9 $8T26$ Tri-State Driver/Receiver  | R6               | 2K Resistor                     |
| R8, R91K ResistorR1010K ResistorR11220-ohm ResistorR127.5K (typical) ResistorR1320K (typical) ResistorR141K ResistorR1510K ResistorR162K ResistorR17, R181K ResistorR19, R2010K ResistorC1300 PF CapacitorC250 PF CapacitorC3, C4, C54.7 $\mu$ f Capacitor, Tan. 50 DCC161.5 $\mu$ f Capacitor, Tan. 20 DCD1, D2, D3, D41N914 DiodeQ12N2222 Transistor1,2,3,42112-2 RAM5,682S115 PROM (optional)72608 ROM (socket)8,98T26 Tri-State Driver/Receiver10, 118T27 Tri-State Driver   | R7               | 3.3K Resistor                   |
| R1010K ResistorR11220-ohm ResistorR127.5K (typical) ResistorR1320K (typical) ResistorR141K ResistorR1510K ResistorR162K ResistorR17, R181K ResistorR19, R2010K ResistorC1300 PF CapacitorC250 PF CapacitorC3, C4, C54.7 $\mu$ f Capacitor, Tan. 50 DCC161.5 $\mu$ f Capacitor, Tan. 20 DCD1, D2, D3, D41N914 DiodeQ12N2222 Transistor1,2,3,42112-2 RAM5,682S115 PROM (optional)72608 ROM (socket)8,98T26 Tri-State Driver  | R8, R9           | 1K Resistor                     |
| R11220-ohm ResistorR127.5K (typical) ResistorR1320K (typical) ResistorR141K ResistorR1510K ResistorR162K ResistorR17, R181K ResistorR19, R2010K ResistorC1300 PF CapacitorC250 PF CapacitorC3, C4, C54.7 $\mu$ f Capacitor, Tan. 50 DCC161.5 $\mu$ f Capacitor, Tan. 20 DCD1, D2, D3, D41N914 DiodeQ12N2222 Transistor1,2,3,42112-2 RAM5,682S115 PROM (optional)72608 ROM (socket)8,98T26 Tri-State Driver10, 118T27 Tri-State Driver  | R10              | 10K Resistor                    |
| R127.5K (typical) ResistorR1320K (typical) ResistorR141K ResistorR1510K ResistorR162K ResistorR17, R181K ResistorR19, R2010K ResistorC1300 PF CapacitorC250 PF CapacitorC3, C4, C54.7 $\mu$ t Capacitor, Tan. 50 DCC161.5 $\mu$ t Capacitor, Tan. 20 DCD1, D2, D3, D41N914 DiodeQ12N2222 Transistor1,2,3,42112-2 RAM5,682S115 PROM (socket)8,98T26 Tri-State Driver/Receiver10, 118T27 Tri-State Driver  | R11              | 220-ohm Resistor                |
| R1320K (typical) ResistorR141K ResistorR1510K ResistorR162K ResistorR17, R181K ResistorR19, R2010K ResistorC1300 PF CapacitorC250 PF CapacitorC3, C4, C54.7 $\mu$ f Capacitor, Tan. 50 DCC6-C15, C17, C180.1 $\mu$ f Capacitor, Tan. 20 DCD1, D2, D3, D41N914 DiodeQ12N2222 Transistor1,2,3,42112-2 RAM5,682S115 PROM (optional)72608 ROM (socket)8,98T26 Tri-State Driver/Receiver10, 118T27 Tri-State Driver   | R12              | 7.5K (typical) Resistor         |
| R141K ResistorR1510K ResistorR162K ResistorR17, R181K ResistorR19, R2010K ResistorC1300 PF CapacitorC250 PF CapacitorC3, C4, C54.7 $\mu$ f Capacitor, Tan. 50 DCC6-C15, C17, C180.1 $\mu$ f Capacitor, CeramicC161.5 $\mu$ f Capacitor, Tan. 20 DCD1, D2, D3, D41N914 DiodeQ12N2222 Transistor1,2,3,42112-2 RAM5,682S115 PROM (optional)72608 ROM (socket)8,98T26 Tri-State Driver10, 118T37 Tri-State Driver  | R13              | 20K (typical) Resistor          |
| R1510K ResistorR162K ResistorR17, R181K ResistorR19, R2010K ResistorC1300 PF CapacitorC250 PF CapacitorC3, C4, C5 $4.7\mu f$ Capacitor, Tan. 50 DCC6-C15, C17, C18 $0.1\mu f$ Capacitor, CeramicC16 $1.5\mu f$ Capacitor, Tan. 20 DCD1, D2, D3, D41N914 DiodeQ1 $2N2222$ Transistor1,2,3,4 $2112-2$ RAM5,6 $82S115$ PROM (optional)7 $2608$ ROM (socket)8,9 $8T26$ Tri-State Driver  | R14              | 1K Resistor                     |
| R162K ResistorR17, R181K ResistorR19, R2010K ResistorC1300 PF CapacitorC250 PF CapacitorC3, C4, C5 $4.7\mu f$ Capacitor, Tan. 50 DCC6-C15, C17, C18 $0.1\mu f$ Capacitor, CeramicC16 $1.5\mu f$ Capacitor, Tan. 20 DCD1, D2, D3, D41N914 DiodeQ1 $2N2222$ Transistor1,2,3,4 $2112-2$ RAM5,6 $82S115$ PROM (optional)7 $2608$ ROM (socket)8,9 $8T26$ Tri-State Driver   | R15              | 10K Resistor                    |
| R17, R18       1K Resistor         R19, R20       10K Resistor         C1       300 PF Capacitor         C2       50 PF Capacitor         C3, C4, C5 $4.7\mu$ f Capacitor, Tan. 50 DC         C6-C15, C17, C18 $0.1\mu$ f Capacitor, Ceramic         C16 $1.5\mu$ f Capacitor, Tan. 20 DC         D1, D2, D3, D4       1N914 Diode         Q1 $2N2222$ Transistor         1,2,3,4       2112-2 RAM         5,6       82S115 PROM (optional)         7       2608 ROM (socket)         8,9       8T26 Tri-State Driver         10, 11       8T37 Tri-State Driver   | R16              | 2K Resistor                     |
| R19, R20       10K Resistor         C1       300 PF Capacitor         C2       50 PF Capacitor         C3, C4, C5 $4.7\mu$ f Capacitor, Tan. 50 DC         C6-C15, C17, C18 $0.1\mu$ f Capacitor, Ceramic         C16 $1.5\mu$ f Capacitor, Tan. 20 DC         D1, D2, D3, D4       1N914 Diode         Q1 $2N2222$ Transistor         1,2,3,4       2112-2 RAM         5,6       82S115 PROM (optional)         7       2608 ROM (socket)         8,9       8T26 Tri-State Driver/Receiver         10,11       8T37 Tri-State Driver  | R17, R18         | 1K Resistor                     |
| C1 $300 PF Capacitor$ C2 $50 PF Capacitor$ C3, C4, C5 $4.7 \mu f Capacitor, Tan. 50 DC$ C6-C15, C17, C18 $0.1 \mu f Capacitor, Ceramic$ C16 $1.5 \mu f Capacitor, Tan. 20 DC$ D1, D2, D3, D4 $1N914 Diode$ Q1 $2N2222 Transistor$ 1,2,3,4 $2112-2 RAM$ 5,6 $82S115 PROM (optional)$ 7 $2608 ROM (socket)$ 8,9 $8T26 Tri-State Driver/Receiver$ 10,11 $8T27 Tri-State Driver$   | R19, R20         | 10K Resistor                    |
| C2       50 PF Capacitor         C3, C4, C5 $4.7\mu f$ Capacitor, Tan. 50 DC         C6-C15, C17, C18 $0.1\mu f$ Capacitor, Ceramic         C16 $1.5\mu f$ Capacitor, Tan. 20 DC         D1, D2, D3, D4       1N914 Diode         Q1       2N2222 Transistor         1,2,3,4       2112-2 RAM         5,6       82S115 PROM (optional)         7       2608 ROM (socket)         8,9       8T26 Tri-State Driver/Receiver         10,11       8T97 Tri-State Driver  | C1               | 300 PF Capacitor                |
| C3, C4, C5 $4.7\mu f$ Capacitor, Tan. 50 DC         C6-C15, C17, C18 $0.1\mu f$ Capacitor, Ceramic         C16 $1.5\mu f$ Capacitor, Tan. 20 DC         D1, D2, D3, D4       1N914 Diode         Q1       2N2222 Transistor         1,2,3,4       2112-2 RAM         5,6       82S115 PROM (optional)         7       2608 ROM (socket)         8,9       8T26 Tri-State Driver/Receiver         10,11       8T97 Tri-State Driver   | C2               | 50PF Capacitor                  |
| C6-C15, C17, C18 $0.1\mu$ f Capacitor, Ceramic         C16 $1.5\mu$ f Capacitor, Tan. 20 DC         D1, D2, D3, D4       1N914 Diode         Q1       2N2222 Transistor         1,2,3,4       2112-2 RAM         5,6       82S115 PROM (optional)         7       2608 ROM (socket)         8,9       8T26 Tri-State Driver/Receiver         10,11       8T97 Tri-State Driver   | C3, C4, C5       | 4.7µf Capacitor, Tan. 50 DC     |
| C16         1.5μf Capacitor, Tan. 20 DC           D1, D2, D3, D4         1N914 Diode           Q1         2N2222 Transistor           1,2,3,4         2112-2 RAM           5,6         82S115 PROM (optional)           7         2608 ROM (socket)           8,9         8T26 Tri-State Driver/Receiver           10,11         8T97 Tri-State Driver   | C6-C15, C17, C18 | 0.1µf Capacitor, Ceramic        |
| D1, D2, D3, D4       1N914 Diode         Q1       2N2222 Transistor         1,2,3,4       2112-2 RAM         5,6       82S115 PROM (optional)         7       2608 ROM (socket)         8,9       8T26 Tri-State Driver/Receiver         10,11       8T97 Tri-State Driver   | C16              | 1.5µf Capacitor, Tan. 20 DC     |
| Q1         2N2222 Transistor           1,2,3,4         2112-2 RAM           5,6         82S115 PROM (optional)           7         2608 ROM (socket)           8,9         8T26 Tri-State Driver/Receiver           10,11         8T27 Tri-State Driver  | D1, D2, D3, D4   | 1N914 Diode                     |
| 1,2,3,4       2112-2 RAM         5,6       82S115 PROM (optional)         7       2608 ROM (socket)         8,9       8T26 Tri-State Driver/Receiver         10,11       8T97 Tri-State Driver   | Q1               | 2N2222 Transistor               |
| 5,682S115 PROM (optional)72608 ROM (socket)8,98T26 Tri-State Driver/Receiver10,118T97 Tri-State Driver   | 1,2,3,4          | 2112-2 RAM                      |
| 7     2608 ROM (socket)       8,9     8T26 Tri-State Driver/Receiver       10 11     8T97 Tri-State Driver   | 5,6              | 82S115 PROM (optional)          |
| 8,9 8T26 Tri-State Driver/Receiver   | 7                | 2608 ROM (socket)               |
| 10.11 8T97 Tri-State Driver  | 8,9              | 8T26 Tri-State Driver/Receiver  |
| of of the other  | 10,11            | 8T97 Tri-State Driver           |
| 12 8T15 RS232 Driver   | 12               | 8T15 RS232 Driver               |
| 13,14 8T26   | 13,14            | 8T26                            |
| 15 2650 Microprocessor (socket)  | 15               | 2650 Microprocessor (socket)    |
| 16 8T97  | 16               | 8T97                            |
| 17 N7416 Hex Inverter Buffer   | 17               | N7416 Hex Inverter Buffer       |
| 18 8T97  | 18               | 8T97                            |
| 19 N74123 Monostable Multivibrator   | 19               | N74123 Monostable Multivibrator |
| 20,21 8T31 I/O Port  | 20,21            | 8T31 I/O Port                   |
| 22 N7402 Quad 2-Input NOR  | 22               | N7402 Quad 2-Input NOR          |
| 23 82S123 PROM   | 23               | 82S123 PROM                     |
| 24 N74S138 3- to 8-line Decoder  | 24               | N74S138 3- to 8-line Decoder    |

\* All IC component numbers are located on card at pin 1 of IC. \*\* All resistors  $1_{\!/\!4}$  watt.

### Signetics 2650 Microprocessor application memos currently available:

| AS50 | Serial Input/Output  |
|------|--|
| AS51 | Bit and Byte Testing Procedures  |
| AS52 | General Delay Routines   |
| AS53 | Binary Arithmetic Routines   |
| AS54 | Conversion Routines  |
| SP50 | 2650 Evaluation Printed Circuit Board Level System (PC1001)                    |
| SP51 | 2650 Demo Systems  |
| SP52 | Support Software for use with NCSS Timesharing System                          |
| SP53 | Simulator, Version 1.2   |
| SP54 | Support Software for use with the General Electric Mark III Timesharing System |
| SP55 | The ABC1500 Adaptable Board Computer   |
| SS50 | PIPBUG   |
| SS51 | Absolute Object Format (Revision 1)  |
| MP51 | 2650 Initialization  |
| MP52 | Low Cost Clock Generator Circuits  |
| MP53 | Address and Data Bus Interfacing Techniques                                    |
| MP54 | 2650 Input/Output Structures and Interfaces                                    |
|      |  |
|      |  |

### **SP55**



This information is furnished for guidance, and with no guarantees as to its accuracy or completeness; its publication conveys no licence under any patent or other right, nor does the publisher assume liability for any consequence of its use; specifications and availability of goods mentioned in it are subject to change without notice; it is not to be reproduced in any way, in whole or in part, without the written consent of the publisher.