# THE ABC ADAPTABLE BOARD COMPUTER SP55 

AN APPLICATION MEMO

## INTRODUCTION

System development cards are designed to simplify the user's task when doing microprocessor evaluation prototyping. To achieve this goal, the card should be designed with enough flexibility to make it adaptable to individual requirements. It should contain a certain amount of RAM for storage of programs under development. A ROM or PROM or a combination of both should be provided for permanent storage of programs such as debug software. The card should be designed for easy interfacing to current loop or RS-232 terminal devices. Buffers should be provided for address, data and control lines to facilitate expansion of memory and I/O logic. The use of one or more general-purpose ports will aid in I/O interfacing. In summary, the overall design philosophy should be to add nothing to the card that is not a basic necessity. This philosophy maximizes cost effectiveness and minimizes unused design features.

This applications memo describes the various components and applications of the ABC (Adaptable Board Computer) 1500 system development card. Topics covered include:

- ABC1500 memory organization
- Memory and I/O port decoding
- I/O interface
- Bus and control line buffers
- Clocking requirements
- Minimum $A B C$ system configuration
- Addition of 1 K of RAM memory
- Step mode operation
- Synchronous and asynchronous operation
- I/O port interface design examples
- Interrupt option
- Kit considerations
- Component identification list
- ABC1500 edge connector signal list


## THE ABC1500

The objective of the ABC1500 card is to enable the user to develop 2650-based systems in a configuration that fits his particular needs. The card is designed around the Signetics 26508 -bit microprocessor. It contains 1 K bytes of ROM with the PIPBUG* debug program, 512 bytes of RAM, 2 general-purpose parallel I/O ports, 1 serial I/O port, and buffers for the address, data, and control lines.
Wire jumpers are included for selecting from among several available memory and I/O port configurations, terminal interface schemes, and operating modes. Additional circuitry can be added to the card in the

[^0]wire-wrap area provided. Expansion of the card is made possible by feeding all buffered address, data and control lines into a 100-pin edge connector.

An assembly drawing and a logic diagram of the ABC1500 are shown in Figures 1 and 2, respectively.

If the current-loop interface is used, only a single 5 volt supply is necessary to power the entire card. When communicating with RS-232 type terminal devices, a $\pm 12$ volt power supply is also required.
The ABC card is sold either as a completely assembled and tested card (2650PC1500) or in kit form (2650KT9500)

## ABC1500 MEMORY ORGANIZATION

To simplify memory decoding, a trade-off was made between usable memory space and the complexity of the decoder. By allocating the entire 8 K of page zero to the oncard memory and limiting memory expansion to 24 K (adequate for the majority of prototyping applications), considerable simplification was realized. Only 2, 16-pin ICs are required to perform both memory selection and I/O port decoding.
Three address lines (A9, A11, and A12) are not used to address the on-card memory. The result is that the on-card ROM and RAM appear to occupy the entire 8 K page in an interweaving pattern as shown in Table 1. This prohibits external memory from using any of the page zero memory space, and the
first allowable location for add-on memory is $2000_{16}$, or the beginning of page 1 . All of pages 1,2 and 3 are available for memory expansion.

## ROM Configuration

The 1 K bytes of ROM are implemented with one 2608 NMOS static ROM (IC7) that contains PIPBUG, a firmware aid used to enter and debug user programs. Since the ROM occupies the first 1 K bytes of address space, the 2650 will enter PIPBUG when the card is reset. If the debug program is not required, the ROM can be removed from its socket and replaced with a user ROM or with two 82 S115 ( $512 \times 8$ ) PROMs, for which board space is provided (IC5 and IC6). However, the ROM and PROMs cannot be used together since they occupy the same address space.

## RAM Configuration

The 512 bytes of RAM are implemented with four 2112-2 ( $256 \times 4$ ) NMOS static RAMs (ICs 1, 2, 3, 4). They are located in the memory address space from $400_{16}$ to $5 \mathrm{FF}_{16}$, but also appear to occupy other address spaces in page 0 as shown in Table I. Since the second block of memory occupies the "top" of page 0 , the on-card RAM may be used to store indirect addresses or subroutines which can be accessed by the ZBRR and ZBSR instructions with negative offsets.

Since PIPBUG resides in the first 1 K of memory, an interrupting device cannot use


NOTES: $\quad 1^{*}=$ Don't care for ROM and RAM; ${ }^{*}=$ Don't care for RAM. 2. Each block of RAM $=256$ bytes
Table 1 MEMORY MAP

2650 MICROPROCESSOR APPLICATIONS MEMO

ABC1500 LOGIC DIAGRAM


Figure 1

2650 MICROPROCESSOR APPLICATIONS MEMO


## 2650 MICROPROCESSOR APPLICATIONS MEMO

the first 63 memory locations for indirect address or interrupt routine locations. However, since RAM exists at the top of the 8 K page, the interrupting device can provide vector addresses in the negative direction from address ' 0 '. A negative vector from address location '0' wraps around to the top of the page.

## Optional Memory Configurations

Optional operation using 82S129 PROMs or 82 S229 ROMs in place of the 2112-2 RAMs is possible. This modification requires a jumper change for each 256-byte block of memory to exchange the R/W line on the RAM for the pin equivalent chip enable line on the PROM/ROM. The first block of memory $\left(400_{16}-4 \mathrm{FF}_{16}\right)$ requires that jumper $W_{12}-W_{13}$ be replaced with jumper $W_{11}-W_{13}$. The second block of memory $\left(500_{16}-5 F_{16}\right)$ requires that jumper $W_{15}-W_{16}$ be replaced with jumper $\mathrm{W}_{14}-\mathrm{W}_{16}$.

Table II is a representative sample of the memory configurations that are possible with the ABC card. Other combinations of RAM/PROM/ROM are possible. When working with PIPBUG, the first block of memory must be RAM, since PIPBUG uses the first 63 bytes of RAM for temporary storage.

## DMA Transfers

The ability to transfer data into memory with a DMA transfer has been sacrificed in the interest of card simplicity. DMA transfers with external add-on memories, however, can be performed by stopping the 2650 via the 'PAUSE' line. If the $\overline{\text { PAUSE }}$ input is brought to ground, the 2650 will finish the current instruction, and then the RUN/WAIT output of the 2650 will go low, causing all external memory address, data, and control lines to be tri-stated, except for OPREQ.

The user can then externally drive all of the memory control lines except OPREQ. This line is not tri-stated, since it is used to disable the decoding PROM (IC23) when the 2650 is in the WAIT state.

## ABC MEMORY AND I/O PORT DECODING

Two 16-pin ICs are used to perform memory and $\mathrm{I} / \mathrm{O}$ port decoding. The first is a 74 S 138 , 3 -to-8 line decoder with enable inputs. It performs decoding for port C selection, port D selection, and on-card memory decoding. Table III shows the logical relationship between the 6 input signals and the 3 output signals.

The second decoder is an $82 \mathrm{~S} 123,32 \times 8$ PROM used as a logic element. Its outputs are programmed functions of the inputs. The DE1 and $\overline{\text { RE1 }}$ lines control the 8T26 driver/receivers between the 2650 and the external data bus. Signal MDE controls the 8T26s between the internal memory bus and the external data bus. The $\overline{\text { RAMSELO }}, \overline{\text { RAM }}-$ SEL1, and ROMSEL outputs are chip selects for the RAM and ROM memories. Signal R/W1 performs read/write control of the on-board RAM memory. Table IV is the truth table for the PROM, while Table V represents the logical relationship between the 5 input signals and the 8 output signals.

## I/O INTERFACE

I/O interface for the ABC1500 card consists of 1 serial port and 2 parallel 8 -bit ports. The serial port provides a communication path for current loop ( 20 mA ) and RS-232 interfaces. The two 8-bit ports may be used for general-purpose I/O interfacing over the C and D buses.

## Serial Port

Communication with the terminal device is performed serially using the 'SENSE' and 'FLAG' lines on the 2650. Both current loop and RS-232 transmission modes are possible, each being selected with a pair of wire jumpers, as shown in Table VI. A $\pm 12$ volt

| MEMORY <br> CONFIGURATION <br> (BYTES) | MEMORY <br> TYPES | ADDRESS <br> RANGE* <br> (HEX) | COMMENTS |
| :--- | :--- | :--- | :--- |

'Because of don't care address bits, these memory blocks will appear several times in the first 8 K page (see Table I).
Table 2 SAMPLE ABC1500 MEMORY CONFIGURATIONS

| OUTPUT | PIN | EQUATION | FUNCTION |
| :--- | :---: | :---: | :---: |
| $\overline{\mathrm{MEC}}$ | 15 | $\overline{\mathrm{MEC}}=\mathrm{OPREQ} \cdot \mathrm{E} / \overline{\mathrm{NE}} \cdot \mathrm{WRP} \cdot \overline{\mathrm{TS}} \bullet \overline{\mathrm{D} / \mathrm{C}} \bullet \overline{\mathrm{M} / \mathrm{IO}}$ | Select non-extended Port C |
| $\overline{\mathrm{MED}}$ | 13 | $\overline{\mathrm{MED}}=\mathrm{OPREQ} \cdot \mathrm{E} / \overline{\mathrm{NE}} \cdot \mathrm{WRP} \cdot \overline{\mathrm{TS}} \bullet \mathrm{D} / \overline{\mathrm{C}} \cdot \overline{\mathrm{M} / I \mathrm{O}}$ | Select non-extended Port D |
| $\overline{\mathrm{MEMSEL}}$ | 11 | $\overline{\mathrm{MEMSEL}}=\mathrm{OPREQ} \cdot \overline{\mathrm{A} 13} \cdot \mathrm{WRP} \cdot \overline{\mathrm{TS}} \bullet \overline{\mathrm{A} 14} \cdot \mathrm{M} / \overline{\mathrm{O}}$ | Select on card memory |

power supply is required for the RS-232 mode. The 'SENSE' input is driven by a discrete "current loop" receiver (Q1) or an RS-232 compatible inverter input (IC17, pin 5). The 'FLAG' output is connected to the RS-232 compatible 8T15 driver (IC12, pin 1) or the "current loop" driver (IC17, pin 9). Tables VII and VIII show the interconnections between the ABC1500 and current loop or RS-232 compatible terminals.

## Parallel Ports

Two non-extended I/O channels are implemented on the ABC1500 with 8 T31 8-bit, bidirectional latched ports (IC21-Port C, IC20-Port D). The 2650 transfers data to and from each port using single-byte, nonextended I/O instructions. Three control and 2 status lines for each port permit the establishment of a handshaking routine to

| INPUTS |  |  |  |  |  | OUTPUTS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADDR. | $\frac{\overline{M E M}}{\overline{\mathrm{SEL}}}$ | A10 | A8 | OPREQ | R/w | RE1 | DE1 | MDE | $\frac{\overline{\text { RAM }}}{\text { SELO }}$ | $\overline{\overline{\text { RAM }}}$ | $\overline{\mathrm{ROM}}$ | OPREQ | R/W1 |
|  | A4 | A3 | A2 | A1 | A0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 |
| 2 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 |
| 3 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 |
| 4 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| 5 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 |
| 6 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 |
| 7 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 |
| 8 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| 9 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 |
| 10 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 |
| 11 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 |
| 12 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| 13 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 |
| 14 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 |
| 15 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 |
| 16 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| 17 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| 18 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 |
| 19 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 |
| 20 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| 21 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| 22 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 |
| 23 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 |
| 24 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| 25 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| 26 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 |
| 27 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 |
| 28 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| 29 | 1 | 1 | 1 | c | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| 30 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 |
| 31 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 |

Table 4 CONTROL PROM TRUTH TABLE (82S129)
efficiently control data transfers between the user's device and these I/O ports. Since each port inverts the data from one side to the other and the data bus drivers/receivers are also of the inverting type, data on the C and $D$ buses will have the same polarity as the data internal to the 2650 .

## Port Control Lines

Table IX lists the 3 port control lines and the operation performed by each. These lines are routed to the edge connector for external interface. If no external logic is connected, each port will be in the READ mode (C and $D$ buses reflecting latched data in each port), since the $\overline{W B A C}$ and $\overline{W B A D}$ lines are pulled up to +5 volts with 10 K resistors on the card. A low condition on either line will write data from the $C$ or $D$ bus into the appropriate port.

NOTE: Care must be exercised when writing to the ports. An external device will override the 2650 when "WRITE" conflicts occur.

As shown in Table IX, the $\overline{\text { RBAC }}$ and $\overline{\text { RBAD }}$ lines serve only to put the buses into the TRI-STATE mode. If the third state is not necessary, lines $\overline{\text { RBAC }}$ and $\overline{\text { RBAD }}$ can be tied to ground to allow read/write control with just 1 line on each port. The ABC1500 card includes provisions for ground connection, with jumper W19-W20 for $\overline{\text { BBAC }}$ and jumper W17-W18 for RBAD. The assembled card is shipped with these jumpers in place.
Each port has a clock line that controls writing to that port. Both clocks (CKC for port C and CKD for port D) are pulled up to +5 volts on the card with 10 K resistors. Therefore, no external connection is required if the ports are to be always enabled. A low on a clock line will inhibit that port from receiving any data from either the 2650 or the external device.

## Port Status Lines

During 2650 activity with the ports, the ABC1500 provides 4 output strobes indicating the nature of the operation. These "userconvenience" strobes are described in Table $X$. Each strobe is generated from a 7402, 2-input NOR gate. Examples of how these strobes may be used in practical applications are included later in this applications memo.

2650 MICROPROCESSOR APPLICATIONS MEMO

| OUTPUT | PIN | EQUATION | FUNCTION |
| :---: | :---: | :---: | :---: |
| DE1 | 9 | DE1 = OPREQ $\cdot \overline{\mathrm{R}} / \mathrm{W}$ | Enables 2650 data bus drivers |
| $\overline{\mathrm{RE} 1}$ | 7 | $\overline{\mathrm{RE} 1}=$ OPREQ $\cdot \overline{\mathrm{R}} / \mathrm{W}$ | Enables 2650 data bus receivers |
| MDE | 6 | MDE $=$ OPREQ $\bullet$ MEMSEL $\bullet \overline{\overline{\mathrm{R}} / W}$ | Select ABC1500 RAM, first block |
| $\overline{\text { RAMSELO }}$ | 5 | $\overline{\text { RAMSEL0 }}=$ OPREQ $\cdot$ MEMSEL $\cdot \mathrm{A} 10 \bullet \overline{\mathrm{A8}}$ | Causes ABC1500 memory to drive data bus |
| $\overline{\text { RAMSEL1 }}$ | 4 | RAMSEL1 $=$ OPREQ - MEMSEL - A10 - A8 | Select ABC1500 RAM, second block |
| $\overline{\text { ROMSEL }}$ | 3 | $\overline{\mathrm{ROMSEL}}=$ OPREQ $~$ MEMSEL $\cdot \overline{\mathrm{A10}}$ | Select ABC1500 ROM |
| $\overline{\text { OPREQ }}$ | 2 | $\overline{\text { OPREQ }}=$ OPREQ | Invert OPREQ |
| R/ $\overline{\mathrm{W} 1}$ | 1 | $\mathrm{R} / \overline{\mathrm{W} 1}=\mathrm{MEMSEL} \cdot \overline{\mathrm{R} / W}$ | Read/write control for on-card RAM |

Table 5 PROGRAMMED OUTPUT LOGIC EQUATIONS FOR THE 82S123 PROM

| MODE OF <br> TRANSMISSION | JUMPERS | POWER SUPPLY |
| :--- | :--- | :--- |
| 20 Milliamp | W6 - W7 | No Additional |
| Current Loop | W4 - W5 | Supply Required |
| RS-232 | W7 - W8 |  |
| Compatible | W3-W4 | $\pm 12$ Volt Supply |

Table 6 SERIAL TRANSMISSION MODES

| RS-232 STANDARD <br> PIN NUMBER | ABC1500 <br> PIN NUMBER | DESCRIPTION |
| :---: | :---: | :--- |
| 1 | N.C. | Protective Ground |
| 2 | Y | Transmitted Data (RS-232 IN + ) |
| 3 | V | Received Data (RS-232 OUT + ) |
| 5 | N.C. | Clear to send |
| 6 | N.C. | Data Ready |
| 7 | U | Signal Ground (RS-232 -) |
| 8 | N.C. | Received Line Signal Detector |
| 20 | N.C. | Data Terminal Ready |

Table 7 RS-232C STANDARD CONNECTION
NOTE: N.C. $=$ No Connection
The signals on pins $5,6,8$, and 20 are used between data terminals and communication modems. Since the ABC1500 does not provide these "handshaking" lines, they should be tied together on the connector. In this way, the "Data Terminal Ready" line drives the other three lines to the proper state. Not all terminals, however, require this connection.

| TELETYPE <br> PIN NUMBER | ABC1500 <br> PIN NUMBER | DESCRIPTION |
| :---: | :---: | :---: |
| 6 | $T$ | Receiver - (TTY Serial OUT-) |
| 7 | S | Receiver + (TTY Serial OUT+) |
| 3 | R | Transmitter - (TTY Serial IN-) |
| 4 | P | Transmitter + (TTY Serial IN+) |

Table 8 CURRENT LOOP CONNECTION
NOTE:
The teletype is normally a 20 mA current loop type of receiver and a contact closure type of transmitter. The PIPBUG Debug program communicates with the teletype in a full-duplex mode, echoing characters as they are received.

| PORT C CONTROL LINE TRUTH TABLE |  |  |  |
| :---: | :---: | :---: | :---: |
| WBAC | $\overline{\text { RBAC }}$ | CKC | DESCRIPTION |
| 1 | 0 | X | External device reading port C |
| 0 | 0 | 1 | External device writing to port C |
| 1 | 1 | x | Tri-state C bus |
| x | x | 0 | Inhibit writing to port C from either external device or 2650 |
|  |  |  |  |
| PORT D CONTROL LINE TRUTH TABLE |  |  |  |
| $\overline{\text { WBAD }}$ | $\overline{\text { RBAD }}$ | CKD | DESCRIPTION |
| 1 | 0 | X | External device reading port D |
| 0 | 0 | 1 | External device writing to port D |
| 1 | 1 | X | Tri-state D bus |
| x | x | 0 | Inhibit writing to port D from either external device or 2650 |

Table 9 PORT CONTROL LINES

| ABC GENERATED <br> STATUS STROBE | DESCRIPTION |
| :---: | :--- |
| WPC | Positive true pulse, high for the duration of WRP, indicating <br> that the 2650 is placing data into port C. <br> Wositive true pulse, high for the duration of WRP, indicating <br> that the 2650 is placing data into port D. |
| RPC | Positive true pulse, high for the duration of OPREQ, <br> indicating that the 2650 is reading port C. <br> Positive true pulse, high for the duration of OPREQ, <br> indicating that the 2650 is reading port D. |

Table 10 ABC GENERATED CONVENIENCE STROBES

## BUS AND CONTROL LINE BUFFERS

The 2650 data bus is buffered with two 8T26 tri-state inverting driver/receivers with a 40 mA current sink capability (IC9, 14). Logic on the card consumes approximately 1 mA , leaving a net external drive capability of 39 mA . When the 2650 is not transferring data over the bus, these buffers are in the tristate mode. The output of the buffers ( $\overline{\mathrm{DBUSO}}-\overline{\mathrm{DBUS7}}$ ) is routed to the edge connector (pins 4-11).
The on-board memory bus is buffered from the external data bus with two 8T26s (IC8, 13). These buffers are never in the tri-state mode. When not actively transferring data, these devices are reading the external data bus to the internal memory bus. Double buffering between the memory and 2650 allows data polarity to be preserved.
The 2650 address bus and control lines are buffered with four 8 T97 hex tri-state buffers (IC10, 11, 16, 18). The state of the TS control line (IC17, pin 12) determines whether the drivers are in the tri-state mode or actively driving the external lines. When the 2650 is in the RUN mode, the TS line is low, enabling the 8 T97s to be in the active state. When the 2650 is in th ? WAIT mode, the TS
line is high, and the address bus drivers are in the high-impedance state. External control of the TS line can change the address bus drivers to the active mode when the 2650 is in the WAIT state, but cannot force the drivers to the high-impedance state when the 2650 is "running."

The external drive capability of the address bus is essentially the same as the drive capability of the 8 T97 ( 48 mA sink capability). The control lines will be loaded slightly by logic on the card. The maximum load is on the $\mathrm{A} 13 \cdot \mathrm{E} / \overline{\mathrm{NE}}$ and $\mathrm{A} 14 \bullet \mathrm{D} / \overline{\mathrm{C}}$ lines. Card logic will consume 2 mA of the 48 mA capability.

## ABC1500 CLOCKING REQUIREMENTS

The clock on the ABC1500 card is implemented with a 74123 (IC19) dual monostable multivibrator. One half of the 74123 is connected in an astable mode to determine the frequency of the clock. The other half is connected as a one-shot to set the pulse width.

When running under PIPBUG, the 2650 requires a 1 MHz clock for serial communication with the TTY. The PIPBUG program performs all formatting for the 110 baud
interface and uses the clock as a timing base. The stability requirements of the clock are not critical, and the one-shot configuration is adequate. For KT9500 assembly, it may be necessary to select frequency resistor R12 to insure the 1 MHz operation and the sampling of each bit at its approximate midpoint. R12 is typically 7.5 K . In most cases pulse width resistor R13 will be fixed at 20 K to obtain a clock high time between 400 and 500 ns .
An external clock may be used in place of the one-shot configuration. When using an external clock, jumper W9-W10 must be removed, and the external clock can then be applied to pin 23 on the edge connector.

## A MINIMUM ABC1500 SYSTEM CONFIGURATION

In Figure 3, the ABC1500 card is interfaced with 3 other components to configure a basic prototyping system.

The reset switch is used to reset the 2650's Instruction Address Register (IAR) to zero and to enter the PIPBUG program. This negative true input is inverted by IC17 to obtain the positive true polarity required by the 2650 .

BASIC PROTOTYPING SYSTEM


Figure 3

## ADDITION OF 1K OF RAM MEMORY TO THE ABC1500 CARD

It is possible to expand the memory of the ABC1500 card by using the wire-wrap area. In the example shown in Figure 4, 12 ICs are used to add 1 K of RAM memory.

The memory occupies the last 1 K section of page 3 and uses a single N7430 gate to decode the appropriate signals. These signals can be obtained from wire wrap pins inserted into the appropriate holes on the card.

The 8T26 buffers are used to multiplex the single input and output from each memory ( $1 \mathrm{~K} \times 1$ ) onto the external data bus. When

## 1K MEMORY CONFIGURATION



Figure 4

not communicating with the memory, the buffers are reading the external data bus.

## STEP MODE OPERATION

The ability to cycle through a program one step at a time is very useful when checking out software. The 2650 microprocessor is ideally suited for this type of operation because of its static design. An example of the logic necessary to put the ABC1500 card into the step mode for single-instruction execution is shown in Figure 5.


Figure 6

To enter the step mode, the RUN/STEP switch is depressed. This enables the tristate driver tied to the pause input on the card (pin 27), and immediately causes the $\overline{\text { PAUSE line of the } 2650 \text { to go true or low, }}$ since the Q output of the D flip-flop is low for the RUN mode. De-bounce logic is not necessary, since the 2650 will eventually recognize the low condition on the $\overline{\text { PAUSE }}$ line after executing any number of RUN $\overline{\text { WAIT }}$ cycles.

When the 2650 enters the WAIT state, the RUN/WAIT line (pin 19) goes low, allowing
the flip-flop to be clocked to the SET state (Q goes high) when the momentary contact STEP switch is depressed. With the Q output of the flip-flop high, the $\overline{\text { PAUSE }}$ line will go high taking the 2650 out of the WAIT state. When the 2650 enters the RUN mode, the flip-flop will be reset, and the PAUSE line will again go true, forcing the 2650 into the WAIT state after completing one instruction. This procedure is repeated for each depression of the switch.

It is also possible to step through a program 1 clock period at a time. This procedure is
useful for observing the status of the bus and control lines during each instruction cycle. In this case, instead of pausing the 2650, the clock is controlled with the logic shown in Figure 6.
To work in this mode, the clock jumper W9W10 is removed and a wire is connected from W9 to the clock input on the first J-K flip-flop in Figure 6, and to one of the inputs on the 2-input NAND gate. When in the RUN mode, the RUN/STEP switch is up, enabling this NAND gate to control the ORing NAND gate. The ORing NAND gate is fed to the clock pin on the ABC card or to W10. This completes a path between the output of the one-shot on the card and the clock input on the 2650.

To enter the step mode, the RUN/STEP switch is depressed. This blocks the clock between W9 and W10. The JK configuration then synchronizes the asynchronous step input with the clock to produce a pulse 1 clock period wide for each depression of the momentary contact STEP switch. This allows 1 clock pulse to be provided to the 2650 for executing instructions 1 clock period at a time.
One approach that can be used for displaying the data and address bus during the single clock period mode is seen in Figure 7. Here the address bus is displayed with an LED and current limiting resistor added to each line. External latches are not required since the 2650 holds the current address state when the clock is low.
To display the data bus will require that the bus be latched, since the bus will be tristated when OPREQ is low. One of the ports (Port D in Figure 7) can be used for data storage if that port is not needed by the software. Here the external data bus (DBUS0-DBUS7) is connected to the port bus with LEDs and current limiting resistors on each line. The port READ/WRITE line is controlled by the OPREQ line through an external inverter. When OPREQ is high, the port is being written into from the data bus. When OPREQ is low, the data is latched in the port which is now in the READ mode.

## SYNCHRONOUS/ASYNCHRONOUS OPERATION

The operation acknowledge ( $\overline{\text { OPACK }}$ ) input to the 2650 indicates completion of an external operation. This allows for asynchronous control of external devices. The assembled card is configured to work synchronously, with OPACK grounded by jumper W2-W1. This requires input data to be returned to the processor in 850ns or less at a cycle time of $2.4 \mu \mathrm{~s}$. If this timing constraint is too severe, asynchronous operation can be en-


ASYNCHRONOUS OPERATION USING OPACK


Figure 8


## 2650 MICROPROCESSOR APPLICATIONS MEMO

abled by removing the jumper and driving the OPACK line (pin 22).
Figure 8 is a possible configuration for connecting 3 slow devices to the ABC1500 card.

This scheme holds OPACK low (true) until a slow external device is selected, at which time the device drives its respective $\overline{\text { OPACK }}$ line high for the required time. When the device is finished with the operation, it lowers OPACK until it is selected again. When transfers to on-card memory or ports are executed, the OPACK line is held low (true) for synchronous data transfers.

## I/O PORT INTERFACE DESIGN EXAMPLES

"Handshaking" signals are provided to simplify communication between the ports and the user's device. Several examples are presented to illustrate possible interface techniques for connecting the 2 ports to external devices.

## Example 1-Port C Input/Output Configuration

In this example, port $C$ is accepting data from 8 switches and presenting data to two 4 -bit latches. The 2 "handshaking" signals, RPC and WPC, are used in the configuration shown in Figure 9.

The 8 switches are tied to the C bus through tri-state buffers. Input write control line $\overline{\text { WBAC }}$ is controlled by an inverter with its input tied to RPC. When the 2650 performs a
read from port C (REDC), line RPC goes true forcing WBAC low and allowing port C to store data from the C bus. The output of the inverter also controls the tri-state enable of the buffers, turning on the buffers when RPC goes true.
When writing to port C from the 2650, WPC will go true, clocking the data on the C bus into the two 4-bit latches.

## Example 2-Synchronizing Data Entry From 2 External Devices

When inputting data from 2 external devices, an interleaving transfer scheme can prevent synchronization conflicts between the devices and the 2650. The configuration is shown in Figure 10.

External device 1 places data onto the C bus and clocks it into port $C$ when the 2650 is reading port D. Likewise, external device 2 places data onto the D bus and clocks it into port D when the 2650 is reading port C, thus preventing conflicts between 2650 activity and loading of the ports from the external devices. Note that alternate read C and read D cycles are required to read the proper data, and that the first read cycle executed will not have valid data associated with it.

## Example 3-Synchronizing Data Transfer Between the 2650 and an External Device

The technique illustrated in Figure 11 may be used when transferring data asynchronously between the 2650 and an external device.

In this example, a D latch is used to synchronize data transfers from the 2650 to an external device. When the 2650 loads port C, handshake signal WPC goes true, clocking the D latch to the SET state. The Q output of the latch is tied to the 'SENSE' input (pin Y with jumper W3-W4 in). The 2650 can be programmed to monitor the 'SENSE' line. For the 'SENSE' line HIGH, the program will loop in a WAIT state. When the device has accepted the data, it will reset the latch and force the 'SENSE' line to zero. The 2650 can then place new data in the port.

## INTERRUPT OPTION

When responding to an interrupt, the 2650 obtains the interrupt vector by reading the data lines when INTACK is issued. The state of the control lines is such that a read of port C would also be performed (ADR13•E/NE and ADR14•D/C are both low). To prevent a conflict between the interrupting device and port C on the card, the INTACK signal is fed to port C to disable the port during interrupts. For certain applications, however, it may be desirable to use port $C$ to input the vector address. This optional operation may be obtained by replacing the W21-W22 jumper with a jumper between W22-W23.

## KIT CONSTRUCTION

Kit construction is straightforward requiring only wire, wire cutters, and a soldering iron. Each component has a number which is stamped on the PC card in white. The component number also identifies the location of pin 1 for an IC. The component identification list identifies each number

SYNCHRONOUS DATA ENTRY FROM 2 EXTERNAL DEVICES


PORT C OUTPUT SYNCHRONIZATION LOGIC


Figure 10
Figure 11
with the appropriate component. Sockets are provided for the 2650 and for the 2608 PIPBUG ROM. If the user expects to use the RAM/PROM/PROM option (see Section 3), he may want to insert sockets in the RAM
holes. Reference should be made to Section 7 for resistor values for the one-shot clock configuration. The kit is shipped with values of 7.5 K for R12 and 20 K for R13, but it may be necessary to increase or decrease these
values to obtain 1 MHz operation. Also, if it is desirable to change the relative position of the RAM and ROM in page zero, the 82S129 control PROM can be re-programmed at the user's discretion.

ABC 1500 EDGE CONNECTOR SIGNAL LIST

| PIN \# | FUNCTION |
| :---: | :---: |
| 1 | GND |
| 2 | GND |
| 3 | NC* |
| 4 | $\overline{\text { DBUS0 }}$ |
| 5 | DBUS1 |
| 6 | DBUS2 |
| 7 | DBUS3 |
| 8 | DBUS4 |
| 9 | DBUS5 |
| 10 | DBUS6 |
| 11 | DBUS7 |
| 12 | NC* |
| 13 | A14-D/C |
| 14 | NC* |
| 15 | A13-E/ $\overline{\mathrm{NE}}$ |
| 16 | INTACK |
| 17 | R/W |
| 18 | WRP |
| 19 | RUN/ $\overline{\text { WAIT }}$ |
| 20 | OPREQ |
| 21 | M/IO |
| 22 | OPACK |
| 23 | CLOCK |
| 24 | TS |
| 25 | RESET |
| 26 | INTREQ |
| 27 | PAUSE |
| 28 | NC* |
| 29 | RBAD |
| 30 | NC* |
| 31 | RBAC |
| 32 | NC* |
| 33 | All |
| 34 | A13-E/ $\overline{\mathrm{NE}}$ |
| 35 | A12 |
| 36 | A14-D/C |
| 37 | A9 |
| 38 | A10 |
| 39 | A8 |
| 40 | A7 |
| 41 | A6 |
| 42 | A5 |
| 43 | A3 |
| 44 | A0 |
| 45 | A1 |
| 46 | A4 |
| 47 | A2 |
| 48 | +12V |
| 49 | -12V |
| 50 | +5V |


| PIN \# | FUNCTION |
| :---: | :---: |
| A | GND |
| B | GND |
| C | NC* |
| D | OPD 0 |
| E | OPD 1 |
| F | OPD 2 |
| H | OPD 3 |
| $J$ | OPD 4 |
| K | OPD 5 |
| L | OPD 6 |
| M | OPD 7 |
| N | NC* |
| P | TTY SERIAL IN + |
| R | TTY SERIAL IN - |
| S | TTY SERIAL OUT + |
| T | TTY SERIAL OUT - |
| U | RS232 GROUND |
| V | RS232 OUTPUT |
| W | NC* |
| X | $\mathrm{NC}^{*}$ |
| Y | RS232 INPUT |
| Z | NC* |
| a | OPC 0 |
| b | OPC 1 |
| c | QPC 2 |
| d | OPC 3 |
| e | OPC 4 |
| $f$ | OPC 5 |
| g | OPC 6 |
| h | OPC 7 |
| j | NC* |
| k m | $\frac{R P D}{\text { WBAD }}$ |
| n | WPD |
| $p$ | CKD |
| $r$ | NC* |
| s | NC* |
| t | NC* |
| $u$ | NC* |
| v | RPC |
| w | WBAC |
| $\times$ | WPC |
| y | CKC |
| z | NC* |
| $\overline{\mathrm{a}}$ | NC* |
| b | NC* |
| $\overline{\mathrm{c}}$ | NC* |
| d | +12V |
| $\overline{\text { ex }}$ | -12V |
| f | +5V |

[^1]ABC 1500 COMPONENT IDENTIFICATION LIST

| COMPONENT* | DESCRIPTION** |
| :---: | :---: |
| R1, R2, R3 | 10K Resistor |
| R4, R5 | 1K Resistor |
| R6 | 2K Resistor |
| R7 | 3.3K Resistor |
| R8, R9 | 1K Resistor |
| R10 | 10K Resistor |
| R11 | 220-ohm Resistor |
| R12 | 7.5K (typical) Resistor |
| R13 | 20K (typical) Resistor |
| R14 | 1K Resistor |
| R15 | 10K Resistor |
| R16 | 2K Resistor |
| R17, R18 | 1K Resistor |
| R19, R20 | 10K Resistor |
| C1 | 300PF Capacitor |
| C2 | 50PF Capacitor |
| C3, C4, C5 | $4.7 \mu \mathrm{f}$ Capacitor, Tan. 50 DC |
| C6-C15, C17, C18 | $0.1 \mu \mathrm{f}$ Capacitor, Ceramic |
| C16 | $1.5 \mu \mathrm{f}$ Capacitor, Tan. 20 DC |
| D1, D2, D3, D4 | 1N914 Diode |
| Q1 | 2N2222 Transistor |
| 1,2,3,4 | 2112-2 RAM |
| 5,6 | 82S115 PROM (optional) |
| 7 | 2608 ROM (socket) |
| 8,9 | 8T26 Tri-State Driver/Receiver |
| 10,11 | 8 T97 Tri-State Driver |
| 12 | 8T15 RS232 Driver |
| 13,14 | 8T26 |
| 15 | 2650 Microprocessor (socket) |
| 16 17 | 8T97 ${ }^{\text {N7416 Hex Inverter Buffer }}$ |
| 18 | 8 T 97 |
| 19 | N74123 Monostable Multivibrator |
| 20,21 | 8T31 I/O Port |
| 22 | N7402 Quad 2-Input NOR |
| 23 | 82S123 PROM |
| 24 | N74S138 3- to 8-line Decoder |

- All IC component numbers are located on card at pin 1 of IC * All resistors $1 / 4$ watt.

Signetics $\mathbf{2 6 5 0}$ Microprocessor application memos currently available:

| AS50 | Serial Input/Output |
| :--- | :--- |
| AS51 | Bit and Byte Testing Procedures |
| AS52 | General Delay Routines |
| AS53 | Binary Arithmetic Routines |
| AS54 | Conversion Routines |
| SP50 | 2650 Evaluation Printed Circuit Board Level System (PC1001) |
| SP51 | 2650 Demo Systems |
| SP52 | Support Software for use with NCSS Timesharing System |
| SP53 | Simulator, Version 1.2 |
| SP54 | Support Software for use with the General Electric Mark III Timesharing System |
| SP55 | The ABC1500 Adaptable Board Computer |
| SS50 | PIPBUG |
| SS51 | Absolute Object Format (Revision 1) |
| MP51 | 2650 Initialization |
| MP52 | Low Cost Clock Generator Circuits |
| MP53 | Address and Data Bus Interfacing Techniques |
| MP54 | 2650 Input/Output Structures and Interfaces |


from the world-wide Philips Group of Companies

Argentina: FAPESA I.y.C., Av. Crovara 2550, Tablada, Prov. de BUENOS AIRES, Tel. 652-7438/7478.
Australia: PHILIPS INDUSTRIES HOLDINGS LTD., Elcoma Division, 67 Mars Road, LANE COVE, 2066, N.S.W., Tel. 421261.
Austria: OSTERREICHISCHE PHILIPS BAUELEMENTE Industrie G.m.b.H., Triester Str. 64, A-1101 WIEN, Tel. 629111.
Belgium: M.B.L.E., 80, rue des Deux Gares, B-1070 BRUXELLES, Tel 5230000.
Brazil: IBRAPE, Caixa Postal 7383, Av. Paulista 2073-S/Loja, SAO PAULO, SP, Tel. 287-7144.
Canada: PHILIPS ELECTRONICS LTD., Electron Devices Div., 601 Milner Ave., SCARBOROUGH, Ontario, M1B 1M8, Tel. 292-5161.
Chile: PHILIPS CHILENA S.A., Av. Santa Maria 0760, SANTIAGO, Tel. 39-40 01.
Colombla: SADAPE S.A., P.O. Box 9805, Calle 13, No. $51+39$, BOGOTA D.E. 1., Tel. 600600.
Denmark: MINIWATT A/S, Emdrupvej 115A, DK-2400 KøBENHAVN NV., Tel. (01) 691622.
Finland: OY PHILIPS AB, Elcoma Division, Kaivokatu 8, SF-00100 HELSINKI 10, Tel. 17271.
France: R.T.C. LA RADIOTECHNIQUE-COMPELEC, 130 Avenue Ledru Rollin, F-75540 PARIS 11, Tel. 355-44-99.
Germany: VALVO, UB Bauelemente der Philips G.m.b.H., Valvo Haus, Burchardstrasse 19, D-2 HAMBURG 1, Tel. (040) 3296-1.
Greece: PHILIPS S.A. HELLENIQUE, Elcoma Division, 52, Av. Syngrou, ATHENS, Tel. 915311.
Hong Kong: PHILIPS HONG KONG LTD., Comp. Dept., Philips Ind. Bldg., Kung Yip St., K.C.T.L. 289, KWAI CHUNG, N.T. Tel. 12-24 5121.
India: PHILIPS INDIA LTD., Elcoma Div., Band Box House, 254-D, Dr. Annie Besant Rd., Prabhadevi, BOMBAY-25-DD, Tel. 457 311-5.
Indonesia: P.T. PHILIPS-RALIN ELECTRONICS, EIcoma Division, 'Timah' Building, JI. Jen. Gatot Subroto, JAKARTA, Tel. 44163.
Ireland: PHILIPS ELECTRICAL (IRELAND) LTD., Newstead, Clonskeagh, DUBLIN 14, Tel. 693355.
Italy: PHILIPS S.P.A., Sezione Elcoma, Piazza IV Novembre 3, I-20124 MILANO, Tel. 2-6994.
Japan: NIHON PHILIPS CORP., Shuwa Shinagawa Bldg., 26-33 Takanawa 3-chome, Minato-ku, TOKYO (108), Tel. 448-5611. (IC Products) SIGNETICS JAPAN, LTD., TOKYO, Tel. (03) 230-1521.
Korea: PHILIPS ELECTRONICS (KOREA) LTD., Philips House, 260-199 Itaewon-dong, Yongsan-ku, C.P.O. Box 3680, SEOUL, Tel. 44-4202.
Mexico: ELECTRONICA S.A. de C.V., Varsovia No. 36, MEXICO 6, D.F., Tel. 5-33-11-80.
Netherlands: PHILIPS NEDERLAND B.V., Afd. Elonco, Boschdijk 525, NL-4510 EINDHOVEN, Tel. (040) 793333.
New Zealand: Philips Electrical Ind. Ltd., Elcoma Division, 2 Wagener Place, St. Lukes, AUCKLAND, Tel. 867119.
Norway: ELECTRONICA A/S., Vitaminveien 11, P.O. Box 29, Grefsen, OSLO 4, TeI. (02) 150590.
Peru: CADESA, Jr. Ilo, No. 216, Apartado 10132, LIMA, Tel. 277317.
Philippines: ELDAC, Philips Industrial Dev. Inc., 2246 Pasong Tamo, MAKATI-RIZAL, Tel. 86-89-51 to 59.
Portugal PHILIPS PORTUGESA S.A.R.L., Av. Eng. Duharte Pacheco 6, LISBOA 1, Tel. 683121.
Singapore: PHILIPS SINGAPORE PTE LTD., EIcoma Div., POB 340, Toa Payoh CPO, Lorong 1, Toa Payoh, SINGAPORE 12, Tel. 538811.
South Africa: EDAC (Pty.) Ltd., South Park Lane, New Doornfontein, JOHANNESBURG 2001, Tel. 24/6701.
Spain: COPRESA S.A., Balmes 22, BARCELONA 7, Tel. 3016312.
Sweden: A.B. ELCOMA, Lidingövägen 50, S-10 250 STOCKHOLM 27, Tel. 08/679780.
Switzerland: PHILIPS A.G., Elcoma Dept., Edenstrasse 20, CH-8027 ZÜRICH, Tel. 01/44 2211.
Taiwan: PHILIPS TAIWAN LTD., 3rd FI., San Min Building, 57-1, Chung Shan N. Rd, Section 2, P.O. Box 22978, TAIPEI, Tel. 5513101-5.
Turkey: TÖRK PHILIPS TICARET A.S., EMET Department, Inonu Cad. No. 78-80, ISTANBUL, Tel. 435910.
United Kingdom: MULLARD LTD., Mullard House, Torrington Place, LONDON WC1E 7HD, TeI. 01-580 6633.
United States: (Active devices \& Materials) AMPEREX SALES CORP., 230, Duffy Avenue, HICKSVILLE, N.Y. 11802, Tel. (516) 931-6200.
(Passive devices) MEPCO/ELECTRA INC., Columbia Rd., MORRISTOWN, N.J. 07960, Tel. (201) 539-2000.
(IC Products) SIGNETICS CORPORATION, 811 East Arques Avenue, SUNNYVALE, California 94086, Tel. (408) 739-7700.
Uruguay: LUZILECTRON S.A., Rondeau 1567, piso 5, MONTEVIDEO, Tel. 94321.
Venezuela: IND. VENEZOLANAS PHILIPS S.A., Elcoma Dept., A. Ppal de los Ruices, Edif. Centro Colgate, Apdo 1167, CARACAS, Tel. 360511.


[^0]:    -PIPBUG, a program debug module, is described in detail in Signetics MOS Microprocessor Applications Memo SS50.

[^1]:    -NC = No Connection

